

Maximizing OpenCL Performance

OpenCL Accelerated Physics



Benedict Gaster
AMD OpenCL Architect

Bullet




- An open source physics SDK
 - Third most used physics SDK
 - Zlib license for copy-and-use openness
 - Primary development by Erwin Coumans of Sony
- AMD collaborating on GPU acceleration
 - Cloth/soft body and fluids in OpenCL
 - Fully open-source contributions



Bullet OpenCL Is...

AMD



An Introduction to Cloth Simulation

AMD


Masses and springs

- A subset of the possible set of soft bodies
- Mass/spring system
 - Large collection of masses (particles)
 - Connect using spring constraints
 - Layout and properties change properties of cloth

An Introduction to Cloth Simulation AMD

Springs with purpose

- Three main types of springs
 - Structural
 - Shearing
 - Bending




An Introduction to Cloth Simulation

AMD

Parallelism


- Large number of particles
 - Appropriate for parallel processing
 - Force from each spring constraint applied to both connected particles



An Introduction to Cloth Simulation Wind



- Wind interaction
 - Computed per-vertex
 - Uses force and density of air medium
 - Computes against normal and mass of vertex



Moving to GPU Acceleration The CPU approach



- Iterative verlet integration over vertex positions
 - For each spring computes a force
 - Updates both vertices with a new position
 - Repeat n times where n is configurable
- Note that the computation is serial
 - Propagation of values through the solver is immediate

The CPU Approach



```
for each iteration
{
  for(int linkIndex = 0; linkIndex < numLinks; ++linkIndex)
  {
    float massLSC =
        (inverseMass0 + inverseMass1)/linearStiffnessCoefficient;
    float k = ((restLengthSquared - lengthSquared) /
        (massLSC * (restLengthSquared + lengthSquared) ));
    vertexPosition0 -= length*(k*inverseMass0);
    vertexPosition1 += length *(k*inverseMass1);
  }
}</pre>
```

Moving to the GPU

AMD

Parallel execution


- The CPU implementation was serial
 - No atomicity issues
 - Value propagation immediate from a given update
- The GPU implementation is parallel within a cloth
 - Multiple updates to the same node create races


Moving to the GPU

AMD

Batching the simulation

- Create independent subsets of links through graph coloring
- Synchronize between batches





Driving Batches



Dispatching a Batch



Executing a Batch



```
_kernel void solvePositionsFromLinksKernel(
    const int startLink,
    const int numLinks,
    __global * int2 g_linksVertexIndices,
    __global * float g_linksMassLSC,
    __global * float g_linksRestLengthSquared,
    __global * float g_verticesInverseMass,
    __global * float4 g_verticesPositions)
{
    int linkID = get_global_id(0) + startLink;
    if( get_global_id(0) < numLinks ) {
        float massLSC = g_linksMassLSC[linkID];
        float restLenSq = g_linksRestLengthSquared[linkID];
    }
}</pre>
```

Executing a Batch




```
if( massLSC > 0.0f ) {
   int2 nodeIndices = g_linksVertexIndices[linkID];
   int node0 = nodeIndices.x; int node1 = nodeIndices.y;
   float3 position0 = g_vertexPositions[node0].xyz;
   float3 position1 = g_vertexPositions[node1].xyz;
   float inverseMass0 = g_verticesInverseMass[node0];
   float inverseMass1 = g_verticesInverseMass[node1];
   float3 del = position1 - position0;
   float len = dot3(del, del);
   float k = ((restLenSq - len)/(massLSC*(restLenSq+len)));
   position0 = position0 - del*(k*inverseMass0);
   position1 = position1 + del*(k*inverseMass1);
   g_vertexPositions[node0] = (float4)(position0, 0.f);
   g_vertexPositions[node1] = (float4)(position1, 0.f);
```

Improving the Constraint Solver **Higher efficiency**

AMD

- We saw the batched links earlier
 - Large number of batches needed
 - Low work density per-thread
- Can create larger batches
 - The cloth is fixed-structure
 - Can be preprocessed
- Fewer dispatches
 - Bottleneck in early version




9 batches

AMDA

Larger batches still

- We can move to much larger batches
 - Number of parallel instances reduced
 - On arbitrary meshes batches hard to create



Remove determinism

- Large batches change behavior of solver
 - A lot of computation fed from previous iteration
 - In a serial implementation there is none
 - Propagation of updates is slower
- Relax a step further
 - Allow non-deterministic updates
 - Execute per-vertex and pull data, new or old, from neighbors link-by-link
 - No write-after-write hazard

AMDA


Remove determinism


- Single batch
 - Highly efficient per solver iteration
 - Can re-use position data for central node
 - Slower convergence
 - Need to cleverly arrange data to allow efficient loop unrolling
- Scope for more iterations of solver to reduce effects

AMD

A branch divergence warning

- The GPU is a collection of wide SIMD engines
 - Divergent branches hurt performance
 - Nodes have different degrees
 - Regular mesh
 - Low overhead
 - Similar degree throughout
 - Complicated mesh
 - Arbitrary numerous peaks
 - Pack vertices by degree





Writing OpenCL for Intel CPUs




Vinay AwasthiSenior Software Engineer

Goals of This Presentation



- Develop efficient OpenCL kernels for Intel CPUs
- Demonstrate CPU is excellent for complex, memory intensive algorithms
- Utilize multiple cores, vector data types, and large caches to hide data dependencies
- Case study
- Conclusions




Case Study

(intel®)

Longest common subsequence

- It is used to find the longest subsequence common to all sequences in a set of sequences
 - Commonly used to analyze DNA and protein sequence




```
If Data[i-1,j] == Data[i, j-1] (diag - Match)
        C[i,j] = C[i-1, j-1] + 1
else
        C[i,j]=MAX(C[i-1, j], C[i, j-1])
C[i,j] = C[i-1,j] (up - Insertion)
C[i,j] = C[i, j-1] (left - Deletion)
LCS = GCTA
```

Case Study Wind




- Why is it interesting?
 - Dynamic programming is used extensively to solve hard problems
 - Method of solving complex combinational optimizations by decomposition and tabulation of intermediate results
 - Optimizations applied
 - Use of vector data types to take advantage of instruction level parallelism
 - Memory/cache optimizations
 - Multi-threading using OpenCL










```
C[i-1, j-1] C[i-1, j]
C[i, j-1]
```


```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```






```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```





```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```







```
If Data[i-1,j] == Data[i, j-1]
    C[i,j] = C[i-1, j-1] + 1
else
    C[i,j]=MAX(C[i-1, j], C[i, j-1])
```

OpenCL Multithread Execution








Number of Threads Executing in Parallel per Box

OpenCL Multithread Execution






(Cache Oblivious Algorithms) Execution Is Aware of Cache Hierarchy

Performance Results





Tests shown run on system with configuration as follows: Mac OS X 10.6.3, 2.93 GHz Intel® Xeon® X5570 Processor, Intel Compiler 11.1.036

Lessons Learned



- Issue large work-items
 - Approximately 10,000–100,000 instructions
- Utilize map/unmap buffers
 - Only locks/unlocks the memory (light weight)
- Use CL_ALLOC_HOST_PTR for CPU memory
- Use command synchronizations such as clEnqueueWaitForEvents and barriers judiciously

Lessons Learned, continued



- Image read/write, channel/format support, sampler, etc.... Do not use any specialized logic/hw on CPUs
- Avoid handling special cases/edge conditions/boundary conditions in kernels (use padding)
- Use 1D Range if possible to take advantage of cache localities and avoid 2D-index calculations

```
_kernel void unrolled(const __global int* data, const uint
dataSize)
   size_t tid = get_global_id(0);
   size_t gridSize = get_global_size(0);
   size t workPerItem = dataSize / gridSize;
   size t myStart = tid * workPerItem;
   for (size_t i = myStart; i < myStart + workPerItem; ++i)</pre>
                         Avoid using such coding patterns
       //actual work
                                              Use built-in function hypot
 kernel void Pythagorean(const __global
                                global float∗
                          const
                          global float* c)
   size t tid = get global id(0);
   c[tid]
           = sqrt(a[tid] * a[tid]
                                       b[tid]
                                                  b[tid]);
```

```
_kernel void exponentor(__global int* data, const uint
exponent)
   size_t tid = get_global_id(0);
        base = data[tid];
   int
                         i < exponent;; ++i)
        (int i
    for
                 = 1;;
       data[tid] *= base;
                                Use global constant memory
 kernel void
               exponentor(__global int* data)
   size_t tid = get_global_id(0);
        base = data[tid];
    int
        (int i = 1; i < EXPONENT; ++i)
    for
       data[tid] *= base;
                                    Pass it as build configuration,
                                   compiler can then unroll loop
```



```
__kernel __attribute__((vec_type_hint(float2)))
void shift_by(__global float2* coords, __global float2* deltas)

{
    uint tid = get_global_id(0);
    coords[tid] += deltas[tid];
}

Use size_t, avoid down-casting
Use full length vectors, do more work
```

Kernel should now look like below

```
__kernel __attribute__((vec_type_hint(float4)))
void shift_by(__global float2* coords, __global float2* deltas)
{
    size_t tid = get_global_id(0);
    float4 my_coords = (float4)(coords[tid], coords[tid + 1]);
    float4 my_deltas = (float4)(deltas[tid], deltas[tid + 1]);
    my_coords += my_deltas;
    vstore4(my_coords, tid, (__global float*)coords);
}
```





Conclusions



- OpenCL Framework allows you to harness the power of Intel CPUs
 - Intuitive, easy and maintainable
- OpenCL can help you create optimized code for the CPU
 - Almost on par with MT + SSE hand tuned code if coded optimally (SOA, larger work loads, use built-in functions)
 - Scales well across cores
 - Effectively utilizes SSE ISA
 - Well suited to serial parts using task parallelism
- Portable code
 - Across devices
 - Across device generations

Optimizing for GPUs with OpenCL



James Fung

Outline



- Work group size heuristics: maximizing occupancy
- Instruction optimization: avoiding divergence
- Memory optimizations
 - Global memory coalescing
 - Local memory bank conflicts
- Using GPU texture hardware
 - Example: optical flow


Terminology Used

OpenCL	CUDA
Work Item	Thread
Work Group	Block

GPU Architecture (GTX285)



- 240 thread processors grouped into 30 streaming multiprocessors (SMs)
 245 GHz with 4.0 GB of RAM
- 1 TFLOPS single precision (IEEE 754 precision)
- 87 GFLOPS double precision
- Each SM:
 - Eight thread processors
 - One double precision unit
 - 16 KB local memory, 16384 registers



© 2008 NVIDIA Corporation.

Occupancy



- With so many processors, its key to keep them all busy
- Work items (threads) are executed concurrently in "Warps" of 32 threads
- Thread instructions are executed sequentially, so executing other warps is the only way to hide latencies and keep the hardware busy

of resident warps
Occupancy =

Max possible # of resident warps

- Limited by resource usage:
 - Registers
 - Local memory

Measuring Occupancy



- Example: HW shader unit:
 - 8 work groups max
 - 32KB total local memory
 - 1024 work items max
- A work group size of 128 work items requiring 24KB of local memory
 - → only run one work group per shader unit (128 threads) BAD
- Check GPU documentation for details on HW

Global Workgroup Size Heuristics



- # of workgroups > # of multiprocessors
 - So all multiprocessors have at least one workgroup to execute
- # of workgroups / # of multiprocessors > 2
 - Multiple workgroups can run concurrently in a multiprocessor
 - workgroups that aren't waiting at a barrier keep the hardware busy
 - Subject to resource availability—registers, local memory

Global Workgroup Size Heuristics, Cont.



- # of workgroups > 100 to scale to larger devices
 - Workgroups executed in pipeline fashion
 - 1000 workgroups per kernel launch will scale across multiple generations
- # of work items/workgroup a multiple of warp size
 - So all threads in a warp are active


Control Flow: Divergence



- Main performance concern with branching is divergence
- Work items within a single warp take different paths
- Different execution paths must be serialized
- Avoid divergence when branch condition is a function of work item ID
 - Example with divergence:
 - If (threadIdx.x > 2) { }
 - Branch granularity < warp size
 - Example without divergence:
 - If (threadIdx.x / WARP_SIZE > 2) { }
 - Branch granularity is a whole multiple of warp size


Parallel Reduction: Interleaved Addressing with Divergence (Poor Perf.)





Parallel Reduction: Sequential Addressing (Better Perf.)





Fast Memory Access: Coalescing



- Compute 1.1
 - Applies to GeForce 8600/8800 GT, 9400M, 9600 GT
 - A coordinated read by a half-warp (16 threads)
 - A contiguous region of global memory:
 - 64 bytes each thread reads a word: int, float, ...
 - 128 bytes each thread reads a double-word: int2, float2, ...
 - 256 bytes each thread reads a quad-word: int4, float4, ...


Fast Memory Access: Coalescing, Cont.




- Compute 1.1
 - Additional restrictions:
 - Starting address for a region must be a multiple of region size
 - The kth thread in a half-warp must access the kth element in a workgroup being read
 - Exception: not all threads must be participating
 - Predicated access, divergence within a halfwarp

Coalesced Access: Reading Floats






All Threads Participate




Some Threads Do Not Participate

Uncoalesced Access: Reading Floats





Permuted Access by Threads




Misaligned Starting Address (not a multiple of 64)

Coalescing Compute >= 1.2



- Much improved coalescing capabilities in 10-series architecture
 - GeForce GTX285
 - GeForce 330M
- Hardware combines addresses within a half-warp into one or more aligned segments
 - 32, 64, or 128 bytes
- All threads with addresses within a segment are serviced with a single memory transaction
 - Regardless of ordering or alignment within the segment



Coalescing: Timing Results (8800 GTX)




- Experiment:
 - Kernel: read a float, increment, write back
 - 3M floats (12MB)
 - Times averaged over 10K runs
- 12K blocks x 256 threads reading floats:
 - 356µs—coalesced
 - 357µs—coalesced, some threads don't participate
 - 3,494µs—permuted/misaligned thread access
- 4K blocks x 256 threads reading float[3] (e.g. RGB):
 - 3,302µs—float[3] uncoalesced
 - 359µs—float[3] coalesced through local memory

Use Local Memory



- Local memory
 - High speed, low latency on-chip memory
 - Load an image tile into local memory and share pixels between threads



Local Memory Architecture



- Many threads accessing memory
 - Therefore, memory is divided into banks
 - Essential to achieve high bandwidth
- Each bank can service one address per cycle
 - A memory can service as many simultaneous accesses as it has banks
- Multiple simultaneous accesses to a bank result in a bank conflict
 - Conflicting accesses are serialized


Bank 0
Bank 1
Bank 2
Bank 3
Bank 4
Bank 5
Bank 6
Bank 7

Bank Addressing Examples




No Bank Conflicts

Linear addressing stride == 1



No Bank Conflicts

Random 1:1 Permutation




Bank Addressing Examples




2-way Bank Conflicts

Linear addressing stride == 2



8-way Bank Conflicts

Linear addressing stride == 8



Applying Textures Optical Flow Example



- Optical Flow calculation motion of points in image pairs
- Embarrassingly parallel, compute intensive
- Applications:
 - Image stabilization, feature tracking, video encoding
- Optical flow makes use of:
 - Texture cache
 - Texture hardware bilinear interpolation







Image Sequence: Middlebury "Minicooper" sequence, frames 10-11

Architecture

Algorithm: Pyramidal Lucas Kanade Optical Flow






Texture Cache



• Solving for flow $v = G^{-1}b$ is an iterative algorithm

Estimate motion $\mathbf{v} = \mathbf{G}^{-1} \mathbf{b}(x',y')$ Update position $(x',y') = (x'+v_x, y'+v_y)$ Repeat N iterations or until convergence

- Different areas have different amount of motion, but spatially coherent
 - Lookup window offset varies inside the image
 - Texturing hardware manages caches for you!



Hardware Interpolation



- Sub-pixel accuracy and sampling is crucial
 - Between iterations, x,y is non-integer

$$\partial I_k(x,y) = I^L(x,y) - J^L(x + g_x^L + v_x^L, y + g_y^L + v_y^L)$$

$$b_{k} = \sum_{x=p_{x}-w_{x}}^{p_{x}+w_{x}} \sum_{y=p_{y}-w_{y}}^{p_{y}+w_{y}} \left[\frac{\partial I_{k}(x,y)I_{x}(x,y)}{\partial I_{k}(x,y)I_{y}(x,y)} \right]$$


image level L
pixel centre p
window w,
guess g from previous level L+1

Hardware Interpolation



• Use Texture Hardware Linear Interpolation

```
sampler_t bilinSample =
    ... | CLK_FILTER_LINEAR;
...
float Jsample = read_imagef( J_float,
    bilinSampler, Jidx+(float2)(i,j) ).x;
...
```



Optical Flow Demo





- Pyramidal Lucas Kanade Optical Flow
- Visualization done on GPU by sharing data between OpenGL and OpenCL



Optical Flow Performance







More Information

Allan Schaffer

Graphics and Game Technologies Evangelist aschaffer@apple.com

Apple Developer Forums

http://devforums.apple.com

Labs

OpenCL Lab

Location Graphics & Media Lab C Thursday 9:00AM





