

# NEW GPU FEATURES OF NVIDIA'S MAXWELL ARCHITECTURE

ALEXEY PANTELEEV

DEVELOPER TECHNOLOGY ENGINEER, NVIDIA



# OUTLINE

- Architectural goals of Maxwell
- DirectX12 hardware features
  - Conservative Rasterization
  - Raster Order Views
  - Tiled Resources
- Multi-Projection Acceleration
- New Antialiasing Features
  - Misc other new features
  - Questions and Answers





- New architecture for improved effiency
- Massively improved perf / watt
  - Still on a 28nm process
- Focus on new graphics features
  - Real-time GI for rich dynamic scenes
  - Higher quality, programmable AA
  - Working set management
  - SVG rendering acceleration
  - Create the best platform for DirectX 12

							naine 3	0					
	Verte:	x Fetch			Tess	ell	ator		v	iewport T	ransform		
			Attrib	ute Setup				Stream O	utput				
Instruction Cache													
Instruction Buffer							Instruction Buffer						
Warp S Dispatch Unit		t t	Dispatch Unit				Dispatch Unit			Dispatch Unit			
	Registe	er File (*	16,384 x	: 32-bit) Register File (16,384 x 32-						32-bit)			
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU	
					Texture	/ L	1 Cache						
Tex Tex						Tex Tex							
	Tex			Tex				Tex			Tex		
	Tex	nstructi	on Buffe	Tex Fr				Tex	nstructi	on Buffe	Tex er		
D	Tex In ispatch Un	nstructi Warp Si	on Buffe cheduler c	Tex or Dispatch U	nit		D	Tex I Ispatch Un	nstructi Warp So it	on Buffe cheduler c	Tex er Dispatch Ur	nit	
D	Tex Ispatch Un Regist	nstructi Warp So It er File ('	on Buffe cheduler c 16,384 x	Tex Pr Dispatch Un 32-bit)			D	Tex	nstructio Warp So It er File ('	on Buffe cheduler c 16,384 x	Tex er Dispatch Ur 32-bit)	nit	
D	Tex Ispatch Un Regist	nstructi Warp So It er File ( Core	on Buffe cheduler 16,384 x Core	Tex Dispatch Un 32-bit) LD/ST	sfu		D	Tex Ispatch Un Regist Core	nstructio Warp So It er File (* Core	on Buffe cheduler 16,384 x Core	Tex Pispatch Ur 32-bit)	nit	
D Core Core	Tex Ispatch Un Regist Core Core	nstructi Warp So It er File ( Core Core	on Buffe cheduler 16,384 x Core Core	Tex Pr Dispatch Ur 32-bit) LD/ST	SFU SFU		D Core Core	Tex	nstruction Warp So it er File (' Core Core	on Buffe cheduler 16,384 x Core Core	Tex Pispatch Ur 32-bit) LD/ST	nit SFU SFU	
D Core Core Core	Tex ispatch Un Regist Core Core	warp So It Core Core Core	on Buffe cheduler 16,384 x Core Core	Tex Pr 32-bit) LD/ST LD/ST LD/ST	sfu SFU SFU		D Core Core Core	Tex Ispatch Uni Regist Core Core Core	Narp So It er File (' Core Core Core	on Buffe cheduler 16,384 x Core Core	Tex Pispatch Ur 32-bit) LDIST LDIST LDIST	nit SFU SFU SFU	
D Core Core Core Core	Tex ispatch Un Regist Core Core Core	Marp Si Warp Si it Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core	Tex Pr Dispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU		Core Core Core Core	Tex Ispatch Un Regist Core Core Core	Warp So it Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core	Tex er Dispatch Ur 32-bit) LD/ST LD/ST LD/ST LD/ST	nit SFU SFU SFU SFU	
D Core Core Core Core Core	Tex In Registr Core Core Core Core Core	Instructi Warp So It Core Core Core Core Core	on Buffe cheduler c 16,384 x Core Core Core Core Core	Tex Dispatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU		Core Core Core Core Core	Tex Ispatch Un Regist Core Core Core Core	it Warp So it Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core	Tex Dispatch Ur 32-bit) LD/ST LD/ST LD/ST LD/ST	nit SFU SFU SFU SFU	
Core Core Core Core Core Core	Tex In Regist Core Core Core Core Core	tt Warp Si tt Core Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core	Tex Dispatch U/ 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU		Core Core Core Core Core Core	Tex spatch Uni Regist Core Core Core Core Core	tit Warp So it Core Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core	Tex Dispatch Ur 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU	
D Core Core Core Core Core Core	Tex Ispatch Un Rogist Core Core Core Core Core Core	Anstructi Warp Si It Core Core Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core Core	Tex Pispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU		Core Core Core Core Core Core	Tex Ispatch Un Regist Core Core Core Core Core	It Warp St It Core Core Core Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core Core	Tex Pispatch Ur 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	nit SFU SFU SFU SFU SFU SFU	
Core Core Core Core Core Core Core	Tex ispatch Un Regist Core Core Core Core Core Core Core Core Core Core Core Core	Warp Si Wa Si Warp Si	Core Core Core Core Core Core Core Core	Tex off off off off off off off of	SFU SFU SFU SFU SFU SFU SFU		Core Core Core Core Core Core Core	Tex Ispatch Units Regist Core Core Core Core Core Core Core Core	Warp Si Varp S	Core Core Core Core Core Core Core Core	Tex if ispatch Ur 32-bith LD:ST LD:ST LD:ST LD:ST LD:ST LD:ST	nit SFU SFU SFU SFU SFU SFU SFU	
D Core Core Core Core Core Core Core	Tex Ispatch Un Regist Core Core Core Core Core Core Core	Warp Sr Warp Sr ter File ( Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Tex Pr Repatch Ur Stopstch Ur LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST LD/ST	sFU SFU SFU SFU SFU SFU SFU SFU SFU		Core Core Core Core Core Core Core Core	Tex Ispatch Un Rogist Core Core Core Core Core Core Core	Warp So Warp So It Core Core Core Core Core Core Core Core	Core Core Core Core Core Core Core Core	Tex If Ispatch Ur Jost LDIST LDIST LDIST LDIST LDIST LDIST	SFU SFU SFU SFU SFU SFU SFU	



- New architecture for improved effiency
- Massively improved perf / watt
  - Still on a 28nm process
- Focus on new graphics features
  - Real-time GI for rich dynamic scenes
  - Higher quality, programmable AA
  - Working set management
  - SVG rendering acceleration
  - Create the best platform for DirectX 12

	680	780	980
TFLOPS	3	4	5
MEMORY	2GB	3GB	4GB
PERFORMANCE	1	1.5	2
POWER	195W	250W	165W
GFLOPS / WATT	15	15	30



- New architecture for improved effiency
- Massively improved perf / watt
  - Still on a 28nm process

- Real-time GI for rich dynamic scenes
- Higher quality, programmable AA
- Working set management
- SVG rendering acceleration
- Create the best platform for DirectX 12





- New architecture for improved effiency
- Massively improved perf / watt
  - Still on a 28nm process

- Real-time GI for rich dynamic scenes
- Higher quality, programmable AA
- Working set management
- SVG rendering acceleration
- Create the best platform for DirectX 12





- New architecture for improved effiency
- Massively improved perf / watt
  - Still on a 28nm process

- Real-time GI for rich dynamic scenes
- Higher quality, programmable AA
- Working set management
- SVG rendering acceleration
- Create the best platform for DirectX 12





- New architecture for improved effiency
- Massively improved perf / watt
  - Still on a 28nm process

- Real-time GI for rich dynamic scenes
- Higher quality, programmable AA
- Working set management
- SVG rendering acceleration
- Create the best platform for DirectX 12





- New architecture for improved effiency
- Massively improved perf / watt
  - Still on a 28nm process

- Real-time GI for rich dynamic scenes
- Higher quality, programmable AA
- Working set management
- SVG rendering acceleration
  - Create the best platform for DirectX 12





# **DIRECTX 12 FEATURES**

- New API is parallelizable for rendering on multicore CPUs
- Reduced API overhead for single-core work
- More nimble resource binding model using indexing
- More efficient data management/transfer model
- More explicit work scheduling model
- New hardware features



# OUTLINE

Architectural goals of Maxwell

- DirectX12 hardware features
  - Conservative Rasterization
  - Raster Order Views
  - Tiled Resources
- Multi-Projection Acceleration
- New Antialiasing Features
- Misc other new features
  - Questions and Answers





# **REGULAR RASTERIZATION**

- Test each pixel center
- Include fragments with center covered
- Small triangles can be dropped
  - Can't easily create data structures
    - E.g. triangle lists for ray tracing





# **CONSERVATIVE RASTERIZATION**

Draws all pixels a triangle touches

- Different Tiers see DX spec
- Possible before through GS trick but relatively slow
  - See J. Hasselgren et al.
     "Conservative Rasterization", GPU Gems 2
- Now we can use rasterization do implement some nice techniques!





# HYBRID RAYTRACED SHADOWS

C. Wyman et al. "Frustum-Traced Raster Shadows: Revisiting Irregular Z-Buffers", I3D 2015

- J. Story "Hybrid Ray-Traced Shadows", D3D Day GDC 2015
  - Rasterize light view conservatively
  - Store triangle info in buffers:
    - Vertex Buffer
    - NxNxd Prim Indices Map
    - NxN Prim Count Map

Raytrace triangles in a later pass

Prim Indices Map NxNxd Prim Count Map NxN

Vertex Buffer

# RAYTRACED SHADOWS DEMO

**GPU** TECHNOLOGY CONFERENCE





# OUTLINE

Architectural goals of Maxwell

#### DirectX12 hardware features

- Conservative Rasterization
- Raster Order Views
- Tiled Resources
- Multi-Projection Acceleration
- New Antialiasing Features
- Misc other new features
  - Questions and Answers





# **UAV RACE CONDITION ISSUE**

- Pixel shader writes to UAVs are unordered
  - Can't guarantee determinism
- Can't do…
  - Programmable Blending
  - Smart OIT implementations
  - Arbitray g-buffer data packing
  - Other per-pixel data structures





# **RASTER ORDER VIEWS (ROV)**

- ROVs guarantee ordering and atomicity
- Ordering doesn't come for free
  - Depth complexity affects performance

#### Always compare with other options

- Advanced blending operations
- Atomics, lock-free algorithms





# OUTLINE

Architectural goals of Maxwell

#### DirectX12 hardware features

- Conservative Rasterization
- Raster Order Views
- Tiled Resources
- Multi-Projection Acceleration
- New Antialiasing Features
- Misc other new features
  - Questions and Answers





### **DX12 TILED RESOURCES**

- Full support for tiled 3D Textures/Arrays
  - On top of what DX11.2 provides
- Enable fine grained working set management
   Texture defined as a set of 64 KB tiles
   Memory for tiles is allocated separately



# **TILED RESOURCES APPLICATIONS**

- Fine-grained working set management
  - Texture streaming, Clip-maps

#### Variable resolution resources

- Adaptive shadow maps
- Sparse multi-resolution rendering

#### Sparse representation

- Voxel grids
- Simulation physics, path finding







# **TILED RESOURCES APPLICATIONS**

- Fine-grained working set management
  - Texture streaming, Clip-maps

### Variable resolution resources

- Adaptive shadow maps
- Sparse multi-resolution rendering

#### Sparse representation

- Voxel grids
- Simulation physics, path finding



# SPARSE SHADOW MAPS DEMO





# **TILED RESOURCES APPLICATIONS**

- Fine-grained working set management
  - Texture streaming, Clip-maps

### Variable resolution resources

- Adaptive shadow maps
- Sparse multi-resolution rendering

#### Sparse representation

- Voxel grids
- Simulation physics, path finding





# SPARSE FLUID SIMULATION

- Uses tiled resources to only simulate/store grid cells that contain fluid
- Save computation time and memory
- See Alex Dunn, "Sparse Fluid Simulation in DirectX" at GTC'15 Thursday 2:30 PM





## SPARSE FLUID DEMO





# OUTLINE

- Architectural goals of Maxwell
- DirectX12 hardware features
  - Conservative Rasterization
  - Raster Order Views
  - Tiled Resources
- Multi-Projection Acceleration
- New Antialiasing Features
- Misc other new features
  - Questions and Answers





### **GEOMETRY SHADER CHALLENGES**

- Significant overhead even for pass-through cases
- Significant overhead for viewport selection
- Significant amplification overhead for multiple viewports



- Fast Geometry Shader pass-through
- Fast Viewport/RT multi-casting
- Maxwell accelerates:
  - Voxelization
  - Cube-map rendering
  - Cascaded shadow maps
  - Multi-resolution rendering





- Fast Geometry Shader pass-through
- Fast Viewport multi-casting
  - Maxwell accelerates:
    - Voxelization
    - Cube-map rendering
    - Cascaded shadow maps
    - Multi-resolution rendering





- Fast Geometry Shader pass-through
- Fast Viewport multi-casting
  - Maxwell accelerates:
    - Voxelization
    - Cube-map rendering
    - Cascaded shadow maps
    - Multi-resolution rendering





- Fast Geometry Shader pass-through
- Fast Viewport multi-casting
  - Maxwell accelerates:
    - Voxelization
    - Cube-map rendering
    - Cascaded shadow maps
    - Multi-resolution rendering



884.0



- Fast Geometry Shader pass-through
- Fast Viewport multi-casting
  - Maxwell accelerates:
    - Voxelization
    - Cube-map rendering
    - Cascaded shadow maps
    - Multi-resolution rendering





# VXGI DEMO





### **MULTI-PROJECTION API SUPPORT**

### OpenGL+Android:

- NV\_geometry\_shader\_passthrough extension for GS pass-through
- NV\_viewport\_array2 extension for viewport multicast
- The extension specs have good shader examples

### DX11/DX12:

No explicit API publicly available yet - stay tuned



# OUTLINE

- Architectural goals of Maxwell
- DirectX12 hardware features
  - Conservative Rasterization
  - Raster Order Views
  - Tiled Resources
- Multi-Projection Acceleration
  - New Antialiasing Features Misc other new features Questions and Answers





### QUICK MULTISAMPLING RECAP





## **TARGET-INDEPENDENT RASTER**

- Decouples visibility & raster rate from color sample rate
- Allows lower color buffer storage cost for custom AA techniques
- Introduces coverage reduction stage
  - (CoverageAA / DepthStencilAA) (Eg. 8x)

>= ColorAA (Eg. 2x)





# **POST-DEPTH COVERAGE**

Pre-Maxwell : Coverage Mask delivered is pre-depth-test coverage

No way to get at the post-depth-test coverage

Maxwell can deliver post-depth-coverage to the pixel shader





## SAMPLE COVERAGE OVERRIDE

Pre-Maxwell : Shader can only reduce coverage sample set

Maxwell can fully override raster-coverage mask





### AGGREGATE G-BUFFER AA

- C. Crassin et al., "Aggregate G-Buffer Anti-Aliasing", ID3D 2015
- Uses post depth coverage to only process visible sub-samples
- Uses coverage override to route to right sub-sample cluster
- Other work using Maxwell AA features:
  - E. Enderton et. al, "Accumulative Anti-Aliasing", to appear





### **COVERAGE TO COLOR CONVERSION**





### **PROGRAMMABLE SAMPLE LOCATIONS**

- Sample locations fully programmable
- Interleaved sample positions
  - 16x sample locations can be tiled to a set of pixels
- Foundation for Multi Frame sampled AA



Constant 4x pattern







### **PROGRAMMABLE SAMPLE LOCATIONS**

- Sample locations fully programmable
  - Interleaved sample positions
    - 16x sample locations can be tiled to a set of pixels
  - Foundation for Multi Frame sampled AA



Frame n-1

1/2





Temporal Synthesis Filter



4x MFAA

1/4

3/4



# AA FEATURES API SUPPORT

- OpenGL+ Android:
  - Target-independent multisampling control:
    - NV\_framebuffer\_mixed\_samples
    - EXT\_raster\_multisample
  - Coverage to color conversion: NV\_fragment\_coverage\_to\_color
  - Post-depth coverage : EXT\_post\_depth\_coverage
  - Multisample coverage override : NV\_sample\_mask\_override\_coverage
  - Programmable sample locations : NV\_sample\_locations

DirectX FL 11.1

Target-independent multipsampling

DirectX 11 NvAPI:

NvAPI\_D3D11\_CreateRasterizerState



# OUTLINE

- Architectural goals of Maxwell
- DirectX12 hardware features
  - Conservative Rasterization
  - Raster Order Views
  - Tiled Resources
- Multi-Projection Acceleration
- New Antialiasing Features
  - Misc other new features
  - Questions and Answers





### **BBOX RASTERIZATION**

Screen Space Bonding Box rasterization

- Reduce # of vertices sent to GPU
- Speeds up particle systems, point sprite etc.

Attributes are extrapolated outside the primitive

Supported by these APIs:

- OpenGL: NV\_fill\_rectangle
- NvAPI: NvAPI\_D3D11\_CreateRasterizerState









# MIN/MAX TEXTURE FILTERING

- Hardware support for min/max filtering
- Usecases:
  - Min-Max shadow maps
  - LOD maps for tiled textures
  - Other min-max reduction chains

API support:

- OpenGL: EXT\_texture\_filter\_minmax
- DirectX11.2





MAX returns "5"

MIN returns "0"



### **EXTENDED BLEND MODES**

- ZERO SRC
- ▶ DST
- SRC\_OVER
- DST\_OVER
- ► SRC\_IN
- ▶ DST\_IN
- ► SRC\_OUT
- ▶ DST\_OUT
- ► SRC\_ATOP
- DST\_ATOP
- XOR PLUS
- PLUS\_CLAMPED
- PLUS\_CLAMPED\_ALPHA
- MULTIPLY
- SCREEN

- OVERLAY
- DARKEN
- LIGHTEN
- COLORDODGE
- COLORBURN
- HARDLIGHT
- ▶ SOFTLIGHT
- SOFTLIGHT\_SVG
- ▶ DIFFERENCE
- ► MINUS
- MINUS\_CLAMPED
- **EXCLUSION**
- ► CONTRAST
- INVERT INVERT\_RGB
- ► INVERT\_KHR

- ► LINEARDODGE
- LINEARBURN
- VIVIDLIGHT
- ▶ LINEARLIGHT
- PINLIGHT
- ► HARDMIX
- ▶ RED
- GREEN
- ► BLUE
- HSL\_HUE
- HSL\_SATURATION
- HSL\_COLOR
- HSL\_LUMINOSITY

OpenGL: NV\_blend\_equation\_advanced



# **FP16 ATOMIC OPERATIONS**

- Vector 2x16-bit floating point atomic ADD, MIN, MAX
  - API supports 4x16-bit FP ops through 2 instructions
  - Usecases:
    - Reduce the number of atomic ops during e.g. light accumulation
    - Save memory if you only need 16bit values
  - API support:
    - OpenGL + Android: NV\_shader\_atomic\_fp16\_vector
    - NvAPI HLSL backdoor (described later):

NvInterlocked{Add,Min,Max}Fp16x2(UAV, address, float2 value) NvInterlocked{Add,Min,Max}Fp16x4(UAV, address, float4 value)



# NVAPI DX11 HLSL BACKDOOR

Provides access to various new features from DX11 HLSL

#### Host part:

NvAPI\_Initialize();

NvAPI\_D3D11\_SetNvShaderExtnSlot(7); // enable the backdoor on UAV 7 for example

pD3DDevice->Create{Pixel,Compute...}Shader(...);

NvAPI\_D3D11\_SetNvShaderExtnSlot(~0u); // disable the backdoor

// Call NvAPI\_D3D11\_IsNvShaderExtnOpCodeSupported(...) to test feature support

### Shader part:

#define NV\_SHADER\_EXTN\_SLOT u7 // must match the slot used above
#include "NvHlslExtns.h"

Then call the functions defined in that header.



## **OTHER HLSL FUNCTIONS**

- FP32 atomic ADD (Kepler+):
  - NvInterlockedAddFp32(UAV, address, float value)

### Warp shuffle (Kepler+):

NvShfl, NvShflUp, NvShflDown, NvShflXor(value, srcLane, width)

### Other warp-synchronous functions (Fermi+):

- NvAny, NvAll, NvBallot(predicate)
- NvGetLaneld()

Warp-synchronous functions work in pixel shaders too



# OUTLINE

- Architectural goals of Maxwell
- DirectX12 hardware features
  - Conservative Rasterization
  - Raster Order Views
  - Tiled Resources
- Multi-Projection Acceleration
- New Antialiasing Features
  - Misc other new features
  - Questions and Answers





# **THANK YOU!**

JOIN THE CONVERSATION #GTC15 **f** in