



Free open source IP cores and chip design

Michael Unnebäck







What is OpenCores ?

Repository of open source, freely available Intellectual Property (IP)

- · 17 mailing lists
- · 276 projects
- \cdot 633 members







Novas nLint is integrated into OpenCores CVS system

This new tool helps designers to write better quality HDL code by performing source code checks to ensure conformance with design rules such as synchronous design, clocking scheme, naming conventions, and testability.

We configured nLint according to OpenCores design guidelines. This way we will get common coding style for all cores stored in the CVS.





CPU

- \cdot 32 bit architecture, ORBIS 32
- · Scalar, single issue 5-stage pipeline
- · Single cycle execution
- MAC 32x32
- · Custom instructions

MMU

- memory management unit
- L1 Caches
 - · I/D Cache (1 to 64 KB)
- Interrupt controller
 - · 30 maskable interrupt sources
- Tick timer
 - · Task scheduling
- Debug Unit
 - JTAG test access port
 - michael@hdc.se







TUTORIALS on the OpenRISC implementation on Xilinx and Altera FPGA boards. Very useful for beginners, a must read for everyone wanting to implement OpenRISC based system on a FPGA for the first time.

Also features tutorial how to build the OpenRISC GNU toolchain.

Credits go to Resarch Group Digital Techniques, Hogeschool voor Wetenschap & Kunst.



OPENCORES.ORG

free open source IP cores and chip design





OpenRISC 1000: Linux

Linux is a free, open source UNIX kernel that together with the GNU C library and GNU utilities forms the GNU/Linux operating system.

- \cdot Free, open source code with no royalty
- \cdot UNIX class operating system
- \cdot Process protection through use of the Memory Management Unit
- \cdot Multitasking, preemptive scheduling
- \cdot Interprocess communication and synchronization
- \cdot TCP/IP networking and numerous other network protocols
- · File systems NFS, ext2, MS-DOS, FAT16/32 and others





OpenRISC 1000: uCLinux

uClinux is a derivative of Linux kernel intended for microcontrollers without Memory Management Units (MMUs).

- · Free, open source code with no royalty
- small code footprint suitable for embedded and portable applications
- · common Linux API
- · Multitasking, preemptive scheduling
- · high performance C libraries with small footprint
- \cdot TCP/IP networking and numerous other network protocols
- · File systems NFS, ext2, MS-DOS, FAT16/32 and others



free open source IP cores and chip design

OPENCORES.ORG



WISHBONE System-on-Chip interconnect architecture

- · Open specification
- · Patent and royalty free
- · Multi-master, Mulit-Slave
- · Interconnect independent
- \cdot Synchronous bus
 - All signals are triggered on the rising edge of the system clock







WISHBONE System-on-Chip generator

- · Generates HDL (VHDL/Verilog) for wishbone implementations
- · Priority handling
- \cdot Shared bus or crossbar switch
- \cdot Written in PERL/Tk

AT Screen Thief Wishbone generator **Global definitions** Define file: wishbone defines HDL file : wb arbiter intercon : intercon syscon : syscon Target: C Generic C XILINX @ ALTERA Interconnection : 🕤 Shared bus 🕥 Crossbar switch Mux type : 🔿 mux 💿 andor 🔿 tristate HDL type : 💽 VHDL 🕤 Verilog 🕤 Perlilog Signal groups : 💽 No 🕤 Yes Data bus size : 32 Adr bus size : 32 : 2 toa bits toa rename : bte : 3 tac bits : cti tgc rename classic : 000 end of burst : 111 : 0 tad bits tgd rename : tgd add slave port set priority next add master port

OPENCORES.ORG

free open source IP cores and chip design



OPENCORES.ORG

free open source IP cores and chip design





MARVIN - Flextronics Semiconductor implementation

- · UMC 0.18um
- OR1200 processor
 8KB data cache
 8KB instruction cache
 32x32 mult, 64-bit MAC
- · Memory controller
- \cdot PCI 2.2 32-bit interface 33/66 MHz
- \cdot Ethernet MAC 10/100
- · UART16550
- \cdot GPIO
- · JTAG/debug interface
- · SoC clock frequency 160 MHz



OPENCORES.ORG free open source IP cores and chip design



New IP cores

· Tiny64

A simple 64-bit microprocessor in VHDL. The wordsize of TinyX is configurable via constant XLEN in TinyXconfig.vhd from 32 bit in 8 bit steps upto the gatearray limit. A simple assembler is also included (wordsize configurable).

· JOP

JOP is the implementation of the Java Virtual Machine (JVM) as concrete machine in hardware. The design has been sucessfully implemented in low cost FPGA devices from Altera (ACEX 1K50, Cyclone) and Xilinx (Spartan II).

about 2000 LCs in Altera FPGA

fmax is 100 MHz on a Cyclone EP1C6

· perlilog

Perlilog is a design tool, whose main target is easy integration of Verilog IP cores for System-on-Chip (SoC) designs. At a smaller scale, Perlilog is a great starting point for writing scripts which handle Verilog code in general. It comes with a rich set of functions, that can be used for several purposes, such as instantiation of ASIC pads, automatic connection and generation of simple Verilog modules, and so on.









OpenCores open source hardware



