# Table of Contents

1 ABOUT THIS MANUAL ................................................................. 6
    1.1 INTRODUCTION ........................................................................ 6
    1.2 AUTHORS ............................................................................. 6
    1.3 REVISION HISTORY ................................................................ 6
    1.4 WORK IN PROGRESS ............................................................ 6
    1.5 FONTS IN THIS MANUAL ....................................................... 6
    1.6 CONVENTIONS ...................................................................... 6
    1.7 NUMBERING .......................................................................... 6

2 ARCHITECTURE OVERVIEW ...................................................... 6
    2.1 FEATURES ............................................................................ 6
    2.2 INTRODUCTION ..................................................................... 6

3 ADDRESSING MODES AND OPERAND CONVENTIONS ............... 6
    3.1 MEMORY ADDRESSING MODES ............................................ 6
        3.1.1 Register Indirect with Displacement ................................ 6
        3.1.2 PC Relative ................................................................. 6
    3.2 MEMORY OPERAND CONVENTIONS ..................................... 6
        3.2.1 Bit and Byte Ordering .................................................. 6
        3.2.2 Aligned and Misaligned Accesses .................................. 6

4 REGISTER SET ........................................................................... 6
    4.1 FEATURES ............................................................................ 6
    4.2 OVERVIEW ........................................................................... 6
    4.3 SPECIAL-PURPOSE REGISTERS .......................................... 6
    4.4 GENERAL-PURPOSE REGISTERS (GPRS) ............................. 6
    4.5 SUPPORT FOR CUSTOM NUMBER OF GPRS ........................ 6
    4.6 SUPERVISION REGISTER (SR) ............................................. 6
    4.7 EXCEPTION PROGRAM COUNTER REGISTERS (EPCR0 - EPCR15) 6
    4.8 EXCEPTION EFFECTIVE ADDRESS REGISTERS (EEAR0-EEAR15) 6
    4.9 EXCEPTION SUPERVISION REGISTERS (ESR0-ESR15) ............ 6
    4.10 NEXT AND PREVIOUS PROGRAM COUNTER (NPC AND PPC) .... 6
    4.11 FLOATING POINT CONTROL STATUS REGISTER (FPCSR) ....... 6

5 INSTRUCTION SET ...................................................................... 6
    5.1 FEATURES ............................................................................ 6
    5.2 OVERVIEW .......................................................................... 6
    5.3 ORBIS32/64 .......................................................................... 6

6 EXCEPTION MODEL ..................................................................... 6
    6.1 INTRODUCTION ..................................................................... 6
    6.2 EXCEPTION CLASSES .......................................................... 6
6.3 EXCEPTION PROCESSING ................................................................. 6
6.4 FAST CONTEXT SWITCHING (OPTIONAL) ....................................... 6
   6.4.1 Changing Context in Supervisor Mode ................................... 6
   6.4.2 Context Switch Caused by Exception ................................... 6
   6.4.3 Accessing Other Contexts’ Registers ................................... 6

7 MEMORY MODEL .............................................................................. 6
   7.1 MEMORY .................................................................................. 6
   7.2 MEMORY ACCESS ORDERING .................................................... 6
      7.2.1 Memory Synchronize Instruction ......................................... 6
      7.2.2 Pages Designated as Weakly-Ordered-Memory ....................... 6
   7.3 ATOMICITY .............................................................................. 6

8 MEMORY MANAGEMENT .................................................................. 6
   8.1 MMU FEATURES ........................................................................ 6
   8.2 MMU OVERVIEW ....................................................................... 6
   8.3 MMU EXCEPTIONS ..................................................................... 6
   8.4 MMU SPECIAL-PURPOSE Registers ......................................... 6
      8.4.1 Data MMU Control Register (DMMUCR) ................................. 6
      8.4.2 Data MMU Protection Register (DMMUPR) ............................... 6
      8.4.3 Instruction MMU Control Register (IMMUCR) ......................... 6
      8.4.4 Instruction MMU Protection Register (IMMUPR) ....................... 6
      8.4.5 Instruction/Data MMU Translation Lookaside Buffer Way
          Match Registers (xTLBEIR) .......................................................... 6
      8.4.6 Instruction/Data Translation Lookaside Buffer Way y Match
          Registers (xTLBWyMR0-xTLBWyMR127) ........................................... 6
      8.4.7 Data Translation Lookaside Buffer Way y Translate Registers
          (DTLBWyTR0-DTLBWyTR127) ....................................................... 6
      8.4.8 Instruction Translation Lookaside Buffer Way y Translate Registers
          (ITLBWyTR0-ITLBWyTR127) ........................................................... 6
      8.4.9 Instruction/Data Area Translation Buffer Match Registers
          (xATBMR0-xATBMR3) .................................................................. 6
      8.4.10 Data Area Translation Buffer Translate Registers (DATBTR0-DATBTR3) ....... 6
      8.4.11 Instruction Area Translation Buffer Translate Registers
          (IATBTR0-IATBTR3) ................................................................... 6
   8.5 ADDRESS TRANSFORMATION MECHANISM IN 32-BIT IMPLEMENTATIONS ....... 6
   8.6 ADDRESS TRANSFORMATION MECHANISM IN 64-BIT IMPLEMENTATIONS ....... 6
   8.7 MEMORY PROTECTION MECHANISM ........................................... 6
   8.8 PAGE TABLE ENTRY DEFINITION ............................................... 6
   8.9 PAGE TABLE SEARCH OPERATION ............................................. 6
   8.10 PAGE HISTORY RECORDING ..................................................... 6
   8.11 PAGE TABLE UPDATES ............................................................. 6

9 CACHE MODEL & CACHE COHERENCY ........................................... 6
   9.1 CACHE SPECIAL-PURPOSE REGISTERS .................................... 6
      9.1.1 Data Cache Control Register .............................................. 6
      9.1.2 Instruction Cache Control Register .................................... 6
   9.2 CACHE MANAGEMENT ............................................................... 6
      9.2.1 Data Cache Block Prefetch (Optional) .................................. 6
      9.2.2 Data Cache Block Flush ....................................................... 6
9.2.3 Data Cache Block Invalidate ................................................................. 6
9.2.4 Data Cache Block Write-Back ................................................................. 6
9.2.5 Data Cache Block Lock (Optional) ............................................................ 6
9.2.6 Instruction Cache Block Prefetch (Optional) ............................................ 6
9.2.7 Instruction Cache Block Invalidate .......................................................... 6
9.2.8 Instruction Cache Block Lock (Optional) .................................................. 6

9.3 CACHE/MEMORY COHERENCY ..................................................................... 6
9.3.1 Pages Designated as Cache Coherent Pages ............................................ 6
9.3.2 Pages Designated as Caching-Inhibited Pages ......................................... 6
9.3.3 Pages Designated as Write-Back Cache Pages ......................................... 6

10 DEBUG UNIT (OPTIONAL) ........................................................................... 6
10.1 FEATURES ................................................................................................. 6
10.2 DEBUG VALUE REGISTERS (DVR0-DVR7) ............................................... 6
10.3 DEBUG CONTROL REGISTERS (DCR0-DCR7) .......................................... 6
10.4 DEBUG MODE REGISTER 1 (DMR1) ......................................................... 6
10.5 DEBUG MODE REGISTER 2 (DMR2) ......................................................... 6
10.6 DEBUG WATCHPOINT COUNTER REGISTER (DWCR0-DWCR1) ............ 6
10.7 DEBUG STOP REGISTER (DSR) ................................................................. 6
10.8 DEBUG REASON REGISTER (DRR) ............................................................ 6

11 PERFORMANCE COUNTERS UNIT (OPTIONAL) ........................................... 6
11.1 FEATURES ................................................................................................. 6
11.2 PERFORMANCE COUNTERS COUNT REGISTERS (PCCR0-PCCR7) ........ 6
11.3 PERFORMANCE COUNTERS MODE REGISTERS (PCMRO-PCMRR7) ...... 6

12 POWER MANAGEMENT (OPTIONAL) ......................................................... 6
12.1 FEATURES ................................................................................................. 6
12.2 POWER MANAGEMENT REGISTER (PMR) ............................................... 6

13 PROGRAMMABLE INTERRUPT CONTROLLER (OPTIONAL) ...................... 6
13.1 FEATURES ................................................................................................. 6
13.2 PIC MASK REGISTER (PICMR) ................................................................. 6
13.3 PIC STATUS REGISTER (PICSR) ............................................................... 6

14 TICK TIMER FACILITY (OPTIONAL) .......................................................... 6
14.1 FEATURES ................................................................................................. 6
14.2 TICK TIMER MODE REGISTER (TTMR) .................................................... 6
14.3 TICK TIMER COUNT REGISTER (TTCR) ................................................ 6

15 OPENRISC 1000 IMPLEMENTATIONS ............................................................ 6
15.1 OVERVIEW ................................................................................................. 6
15.2 VERSION REGISTER (VR) .......................................................................... 6
15.3 UNIT PRESENT REGISTER (UPR) .............................................................. 6
15.4 CPU CONFIGURATION REGISTER (CPUCFGR) ....................................... 6
15.5 DMMU CONFIGURATION REGISTER (DMMUCFGR) ................................ 6
15.6 IMMU CONFIGURATION REGISTER (IMMUCFGR) .................................. 6
15.7 DC CONFIGURATION REGISTER (DCCFGR) ........................................... 6
15.8 IC CONFIGURATION REGISTER (ICCFGR) .............................................. 6
15.9 DEBUG CONFIGURATION REGISTER (DCFGR) ....................................................6
15.10 PERFORMANCE COUNTERS CONFIGURATION REGISTER (PCCFRG).........6

16 APPLICATION BINARY INTERFACE .................................................................6
16.1 DATA REPRESENTATION ..................................................................................6
16.1.1 Fundamental Types .......................................................................................6
16.1.2 Aggregates and Unions .................................................................................6
16.1.3 Bit-fields ........................................................................................................6
16.2 FUNCTION CALLING SEQUENCE .................................................................6
16.2.1 Register Usage ...............................................................................................6
16.2.2 The Stack Frame............................................................................................6
16.2.3 Parameter Passing .........................................................................................6
16.2.4 Functions Returning Scalars or No Value .....................................................6
16.2.5 Functions Returning Structures or Unions ...................................................6
16.3 OPERATING SYSTEM INTERFACE ..............................................................6
16.3.1 Exception Interface .......................................................................................6
16.3.2 Virtual Address Space ..................................................................................6
16.3.3 Page Size .....................................................................................................6
16.3.4 Virtual Address Assignments .......................................................................6
16.3.5 Stack ............................................................................................................6
16.3.6 Processor Execution Modes .........................................................................6
16.4 POSITION-INDEPENDENT CODE ...............................................................6
16.5 ELF....................................................................................................................6
16.5.1 Header Convention .......................................................................................6
16.5.2 Sections .......................................................................................................6
16.5.3 Relocation ....................................................................................................6
16.6 COFF................................................................................................................6
16.6.1 Sections .......................................................................................................6
16.6.2 Relocation ....................................................................................................6
Table Of Figures

Figure 3-1. Register Indirect with Displacement Addressing ................................................. 6
Figure 3-2. PC Relative Addressing ..................................................................................... 6
Figure 5-1. Instruction Set .................................................................................................. 6
Figure 8-1. Translation of Effective to Physical Address – Simplified block diagram for 32-bit processor implementations ................................................................. 6
Figure 8-2. Memory Divided Into L1 and L2 pages ................................................................. 6
Figure 8-3. Address Translation Mechanism using Two-Level Page Table ............................. 6
Figure 8-4. Address Translation Mechanism using only L1 Page Table ................................. 6
Figure 8-5. Memory Divided Into L0, L1 and L2 pages ......................................................... 6
Figure 8-6. Address Translation Mechanism using Three-Level Page Table ......................... 6
Figure 8-7. Address Translation Mechanism using Two-Level Page Table ............................. 6
Figure 8-8. Selection of Page Protection Attributes for Data Accesses ................................. 6
Figure 8-9. Selection of Page Protection Attributes for Instruction Fetch Accesses ............... 6
Figure 8-10. Page Table Entry Format .................................................................................. 6
Figure 10-1. Block Diagram of Debug Support ..................................................................... 6
Figure 13-1. Programmable Interrupt Controller Block Diagram ........................................ 6
Figure 14-1. Tick Timer Block Diagram ................................................................................ 6
Figure 16-1. Byte aligned, sizeof is 1 .................................................................................. 6
Figure 16-2. No padding, sizeof is 8 .................................................................................... 6
Figure 16-3. Padding, sizeof is 18 ...................................................................................... 6
Figure 16-4. Storage unit sharing and alignment padding, sizeof is 12 ................................... 6
Table Of Tables

Table 1-1. Acronyms and Abbreviations ................................................................. 6
Table 1-1. Authors of this Manual ............................................................................... 6
Table 1-2. Revision History ......................................................................................... 6
Table 1-3. Conventions ............................................................................................... 6
Table 3-1. Memory Operands and their sizes .............................................................. 6
Table 3-2. Default Bit and Byte Ordering in Halfwords ............................................. 6
Table 3-3. Default Bit and Byte Ordering in Singlewords and Single Precision Floats ... 6
Table 3-4. Default Bit and Byte Ordering in Doublewords, Double Precision Floats and all Vector Types ................................................................. 6
Table 3-5. Memory Operand Alignment ....................................................................... 6
Table 4-1. Groups of SPRs ......................................................................................... 6
Table 4-2. List of All Special-Purpose Registers ......................................................... 6
Table 4-3. General-Purpose Registers ....................................................................... 6
Table 4-4. SR Field Descriptions ............................................................................... 6
Table 4-5. EPCR Field Descriptions ......................................................................... 6
Table 4-6. EEAR Field Descriptions ........................................................................ 6
Table 4-7. ESR Field Descriptions .......................................................................... 6
Table 4-8. FPCSR Field Descriptions ........................................................................ 6
Table 5-1. OpenRISC 1000 Instruction Classes ......................................................... 6
Table 6-1. Exception Classes ..................................................................................... 6
Table 6-2. Exception Types and Causal Conditions ................................................... 6
Table 6-3. Values of EPCR and EEAR After Exception ............................................ 6
Table 8-1. MMU Exceptions ..................................................................................... 6
Table 8-2. List of MMU Special-Purpose Registers .................................................... 6
Table 8-3. DMMUCR Field Descriptions .................................................................. 6
Table 8-4. DMMUPR Field Descriptions .................................................................. 6
Table 8-5. IMMUCR Field Descriptions .................................................................. 6
Table 8-6. IMMUPR Field Descriptions .................................................................. 6
Table 8-7. xTLBEIR Field Descriptions .................................................................... 6
Table 8-8. xTLBMR Field Descriptions .................................................................... 6
Table 8-9. DTLBTR Field Descriptions .................................................................... 6
Table 8-10. ITLBWyTR Field Descriptions ............................................................... 6
Table 8-11. xATBMR Field Descriptions .................................................................. 6
Table 8-12. DATBTR Field Descriptions .................................................................. 6
Table 8-13. IATBTR Field Descriptions .................................................................. 6
Table 8-14. Protection Attributes ............................................................................ 6
Table 8-15. PTE Field Descriptions ......................................................................... 6
Table 9-1. Cache Registers ....................................................................................... 6
Table 9-2. DCCR Field Descriptions ........................................................................ 6
Table 9-3. ICCR Field Descriptions ......................................................................... 6
Table 9-4. DCBPR Field Descriptions ................................................................. 6
Table 9-5. DCBFR Field Descriptions ................................................................. 6
Table 9-6. DCBIR Field Descriptions ................................................................. 6
Table 9-7. DCBWR Field Descriptions ............................................................... 6
Table 9-8. DCBLR Field Descriptions ................................................................. 6
Table 9-9. ICBPR Field Descriptions ................................................................. 6
Table 9-10. ICBIR Field Descriptions ............................................................... 6
Table 9-11. ICBLR Field Descriptions ............................................................. 6
Table 10-1. DVR Field Descriptions ................................................................. 6
Table 10-2. DCR Field Descriptions ................................................................. 6
Table 10-3. DMR1 Field Descriptions .............................................................. 6
Table 10-4. DMR2 Field Descriptions .............................................................. 6
Table 10-5. DWCR Field Descriptions ............................................................. 6
Table 10-6. DSR Field Descriptions ................................................................. 6
Table 10-7. DRR Field Descriptions ................................................................. 6
Table 11-1. PCCR0 Field Descriptions ............................................................. 6
Table 11-2. PCMR Field Descriptions .............................................................. 6
Table 12-1. PMR Field Descriptions ................................................................. 6
Table 13-1. PICMR Field Descriptions ............................................................ 6
Table 13-2. PICSR Field Descriptions .............................................................. 6
Table 14-1. TTMR Field Descriptions .............................................................. 6
Table 14-2. TTCR Field Descriptions .............................................................. 6
Table 15-1. VR Field Descriptions ................................................................. 6
Table 15-2. UPR Field Descriptions ................................................................. 6
Table 15-3. CPUCFGR Field Descriptions ....................................................... 6
Table 15-4. DMMUCFGR Field Descriptions .................................................. 6
Table 15-5. IMMUCFGR Field Descriptions .................................................. 6
Table 15-6. DCCFGR Field Descriptions ......................................................... 6
Table 15-7. ICCFGR Field Descriptions ......................................................... 6
Table 15-8. DCFGR Field Descriptions .......................................................... 6
Table 15-9. PCCFGR Field Descriptions ......................................................... 6
Table 16-1. Scalar Types ................................................................................. 6
Table 16-2. Vector Types ................................................................................. 6
Table 16-3. Bit-Field Types and Ranges ......................................................... 6
Table 16-4. General-Purpose Registers ......................................................... 6
Table 16-5. Stack Frame .................................................................................. 6
Table 16-6. Hardware Exceptions and Signals ............................................. 6
Table 16-7. Virtual Address Configuration .................................................... 6
Table 16-8. e_ident Field Values ................................................................. 6
Table 16-9. e_flags Field Values ................................................................. 6
# Acronyms & Abbreviations

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALU</td>
<td>Arithmetic Logic Unit</td>
</tr>
<tr>
<td>ATB</td>
<td>Area Translation Buffer</td>
</tr>
<tr>
<td>BIU</td>
<td>Bus Interface Unit</td>
</tr>
<tr>
<td>BTC</td>
<td>Branch Target Cache</td>
</tr>
<tr>
<td>CPU</td>
<td>Central Processing Unit</td>
</tr>
<tr>
<td>DC</td>
<td>Data Cache</td>
</tr>
<tr>
<td>DMMU</td>
<td>Data MMU</td>
</tr>
<tr>
<td>DTLB</td>
<td>Data TLB</td>
</tr>
<tr>
<td>DU</td>
<td>Debug Unit</td>
</tr>
<tr>
<td>EA</td>
<td>Effective address</td>
</tr>
<tr>
<td>FPU</td>
<td>Floating-Point Unit</td>
</tr>
<tr>
<td>GPR</td>
<td>General-Purpose Register</td>
</tr>
<tr>
<td>IC</td>
<td>Instruction Cache</td>
</tr>
<tr>
<td>IMMU</td>
<td>Instruction MMU</td>
</tr>
<tr>
<td>ITLB</td>
<td>Instruction TLB</td>
</tr>
<tr>
<td>MMU</td>
<td>Memory Management Unit</td>
</tr>
<tr>
<td>OR1K</td>
<td>OpenRISC 1000 Architecture</td>
</tr>
<tr>
<td>ORBIS</td>
<td>OpenRISC Basic Instruction Set</td>
</tr>
<tr>
<td>ORFPX</td>
<td>OpenRISC Floating-Point eXtension</td>
</tr>
<tr>
<td>ORVDX</td>
<td>OpenRISC Vector/DSP eXtension</td>
</tr>
<tr>
<td>PC</td>
<td>Program Counter</td>
</tr>
<tr>
<td>PCU</td>
<td>Performance Counters Unit</td>
</tr>
<tr>
<td>PIC</td>
<td>Programmable Interrupt Controller</td>
</tr>
<tr>
<td>PM</td>
<td>Power Management</td>
</tr>
<tr>
<td>PTE</td>
<td>Page Table Entry</td>
</tr>
<tr>
<td>R/W</td>
<td>Read/Write</td>
</tr>
<tr>
<td>RISC</td>
<td>Reduced Instruction Set Computer</td>
</tr>
<tr>
<td>SMP</td>
<td>Symmetrical Multi-Processing</td>
</tr>
<tr>
<td>SMT</td>
<td>Simultaneous Multi-Threaded</td>
</tr>
<tr>
<td>SPR</td>
<td>Special-Purpose Register</td>
</tr>
<tr>
<td>SR</td>
<td>Supervision Register</td>
</tr>
<tr>
<td>TLB</td>
<td>Translation Lookaside Buffer</td>
</tr>
</tbody>
</table>

Table 1-1. Acronyms and Abbreviations
1 About this Manual

1.1 Introduction

The OpenRISC 1000 system architecture manual defines the architecture for a family of open-source, synthesizable RISC microprocessor cores. The OpenRISC 1000 architecture allows for a spectrum of chip and system implementations at a variety of price/performance points for a range of applications. It is a 32/64-bit load and store RISC architecture designed with emphasis on performance, simplicity, low power requirements, and scalability. The OpenRISC 1000 architecture targets medium and high performance networking and embedded computer environments.

This manual covers the instruction set, register set, cache management and coherency, memory model, exception model, addressing modes, operands conventions, and the application binary interface (ABI).

This manual does not specify implementation-specific details such as pipeline depth, cache organization, branch prediction, instruction timing, bus interface etc.

1.2 Authors

If you have contributed to this manual but your name isn't listed here, it is not meant as a slight – We simply don't know about it. Send an email to the maintainer(s), and we'll correct the situation.

<table>
<thead>
<tr>
<th>Name</th>
<th>E-mail</th>
<th>Contribution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Damjan Lampret</td>
<td><a href="mailto:damjanl@opencores.org">damjanl@opencores.org</a></td>
<td>Initial document</td>
</tr>
<tr>
<td>Chen-Min Chen</td>
<td><a href="mailto:jimmy@ee.nctu.edu.tw">jimmy@ee.nctu.edu.tw</a></td>
<td>Some notes</td>
</tr>
<tr>
<td>Marko Mlinar</td>
<td><a href="mailto:markom@opencores.org">markom@opencores.org</a></td>
<td>Fast context switches</td>
</tr>
<tr>
<td>Johan Rydberg</td>
<td><a href="mailto:jrydberg@opencores.org">jrydberg@opencores.org</a></td>
<td>ELF section</td>
</tr>
<tr>
<td>Matan Ziv-Av</td>
<td><a href="mailto:matan@svgalib.org">matan@svgalib.org</a></td>
<td>Several suggestions</td>
</tr>
<tr>
<td>Chris Ziomkowski</td>
<td><a href="mailto:chris@opencores.org">chris@opencores.org</a></td>
<td>Several suggestions</td>
</tr>
<tr>
<td>Greg McGary</td>
<td><a href="mailto:greg@mcgary.org">greg@mcgary.org</a></td>
<td>l.cmov, trap exception</td>
</tr>
<tr>
<td>Bob Gardner</td>
<td></td>
<td>Native Speaker Check</td>
</tr>
<tr>
<td>Rohit Mathur</td>
<td><a href="mailto:rohitmathurs@opencores.org">rohitmathurs@opencores.org</a></td>
<td>Technical review and corrections</td>
</tr>
<tr>
<td>Maria Bolado</td>
<td><a href="mailto:mbolado@teisa.unican.es">mbolado@teisa.unican.es</a></td>
<td>Technical review and corrections</td>
</tr>
</tbody>
</table>

Table 1-1. Authors of this Manual
1.3 Revision History

The revision history of this manual is presented in the table below.

<table>
<thead>
<tr>
<th>Revision Date</th>
<th>By</th>
<th>Modifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>15/Mar/2000</td>
<td>Damjan Lampret</td>
<td>Initial document</td>
</tr>
<tr>
<td>7/Apr/2001</td>
<td>Damjan Lampret</td>
<td>First public release</td>
</tr>
<tr>
<td>22/Apr/2001</td>
<td>Damjan Lampret</td>
<td>Incorporated changes from Johan and Matan</td>
</tr>
<tr>
<td>16/May/2001</td>
<td>Damjan Lampret</td>
<td>Changed SR, Debug, Exceptions, TT, PM, Added l.cmov, l.ff1, etc.</td>
</tr>
<tr>
<td>23/May/2001</td>
<td>Damjan Lampret</td>
<td>Added SR[SUMRA], configuration register etc.</td>
</tr>
<tr>
<td>24/May/2001</td>
<td>Damjan Lampret</td>
<td>Changed virtually almost all chapters in some way – major change is addition of configuration registers.</td>
</tr>
<tr>
<td>28/May/2001</td>
<td>Damjan Lampret</td>
<td>Changed addresses of some SPRs, removed group SPR group 11, added DCR[CT]=7.</td>
</tr>
<tr>
<td>24/Jan/2002</td>
<td>Marko Mlinar</td>
<td>Major check and update</td>
</tr>
<tr>
<td>9/Apr/2002</td>
<td>Marko Mlinar</td>
<td>PICPR register removed; l.sys convention added; mtspr/mfspr now use bitwise OR instead of sum</td>
</tr>
<tr>
<td>28/July/2002</td>
<td>Jeanne Wiegelmann</td>
<td>First overall review &amp; layout adjustment</td>
</tr>
<tr>
<td>20/September/2002</td>
<td>Rohit Mathur</td>
<td>Second overall review</td>
</tr>
<tr>
<td>12/January/2003</td>
<td>Damjan Lampret</td>
<td>Synchronization with or1ksim and OR1200 RTL. Not all chapters have been checked.</td>
</tr>
<tr>
<td>26/January/2003</td>
<td>Damjan Lampret</td>
<td>Synchronization with or1ksim and OR1200 RTL. From this revision on the manual carries revision number 1.0 and parts of the architecture that are implemented in OR1200 will no longer change because OR1200 is being implemented in silicon. Major parts that are not implemented in OR1200 and could change in the future include ORFPX, ORVDX, PCU, fast context switching, and 64-bit extension.</td>
</tr>
</tbody>
</table>
1.4 Work in Progress

This document is work in progress. Anything in the manual could change until we have made our first silicon. The latest version is always available from OPENCORES CVS. See details about how to get it on www.opencores.org.

We are currently looking for people to work on and maintain this document. If you would like to contribute, please send an email to one of the authors.

1.5 Fonts in this Manual

In this manual, fonts are used as follows:

- Typewriter font is used for programming examples.
- Bold font is used for emphasis.
- UPPER CASE items may be either acronyms or register mode fields that can be written by software. Some common acronyms appear in the glossary.
- Square brackets [ ] indicate an addressed field in a register or a numbered register in a register file.

1.6 Conventions

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>l.mnemonic</td>
<td>Identifies an ORBIS32/64 instruction.</td>
</tr>
<tr>
<td>lv.mnemonic</td>
<td>Identifies an ORVDX32/64 instruction.</td>
</tr>
<tr>
<td>lf.mnemonic</td>
<td>Identifies an ORFPX32/64 instruction.</td>
</tr>
<tr>
<td>0x</td>
<td>Indicates a hexadecimal number.</td>
</tr>
<tr>
<td>rA</td>
<td>Instruction syntax used to identify a general purpose register</td>
</tr>
</tbody>
</table>
1.7 Numbering

All numbers are decimal or hexadecimal unless otherwise indicated. The prefix 0x indicates a hexadecimal number. Decimal numbers don’t have a special prefix. Binary and other numbers are marked with their base.
2 Architecture Overview

This chapter introduces the OpenRISC 1000 architecture and describes the general architectural features.

2.1 Features

The OpenRISC 1000 architecture includes the following principal features:

- A completely free and open architecture.
- A linear, 32-bit or 64-bit logical address space with implementation-specific physical address space.
- Simple and uniform-length instruction formats featuring different instruction set extensions:
  - OpenRISC Basic Instruction Set (ORBIS32/64) with 32-bit wide instructions aligned on 32-bit boundaries in memory and operating on 32- and 64-bit data
  - OpenRISC Vector/DSP eXtension (ORVDX64) with 32-bit wide instructions aligned on 32-bit boundaries in memory and operating on 8-, 16-, 32- and 64-bit data
  - OpenRISC Floating-Point eXtension (ORFPX32/64) with 32-bit wide instructions aligned on 32-bit boundaries in memory and operating on 32- and 64-bit data
- Two simple memory addressing modes, whereby memory address is calculated by:
  - addition of a register operand and a signed 16-bit immediate value
  - addition of a register operand and a signed 16-bit immediate value followed by update of the register operand with the calculated effective address
- Two register operands (or one register and a constant) for most instructions who then place the result in a third register
- Shadowed or single 32-entry or narrow 16-entry general purpose register file
- Branch delay slot for keeping the pipeline as full as possible
- Support for separate instruction and data caches/MMUs (Harvard architecture) or for unified instruction and data caches/MMUs (Stanford architecture)
- A flexible architecture definition that allows certain functions to be performed either in hardware or with the assistance of implementation-specific software
- Number of different, separated exceptions simplifying exception model
- Fast context switch support in register set, caches, and MMUs
2.2 Introduction

The OpenRISC 1000 architecture is a completely open architecture. It defines the architecture of a family of open source, RISC microprocessor cores. The OpenRISC 1000 architecture allows for a spectrum of chip and system implementations at a variety of price/performance points for a range of applications. It is a 32/64-bit load and store RISC architecture designed with emphasis on performance, simplicity, low power requirements, and scalability. OpenRISC 1000 targets medium and high performance networking and embedded computer environments.

Performance features include a full 32/64-bit architecture; vector, DSP and floating-point instructions; powerful virtual memory support; cache coherency; optional SMP and SMT support, and support for fast context switching. The architecture defines several features for networking and embedded computer environments. Most notable are several instruction extensions, a configurable number of general-purpose registers, configurable cache and TLB sizes, dynamic power management support, and space for user-provided instructions.

The OpenRISC 1000 architecture is the predecessor of a richer and more powerful next generation of OpenRISC architectures.

The full source for implementations of the OpenRISC 1000 architecture is available at www.opencores.org and is supported with GNU software development tools and a behavioral simulator. Most OpenRISC implementations are designed to be modular and vendor-independent. They can be interfaced with other open-source cores available at www.opencores.org.

Opencores.org encourages third parties to design and market their own implementations of the OpenRISC 1000 architecture and to participate in further development of the architecture.
3 Addressing Modes and Operand Conventions

This chapter describes memory-addressing modes and memory operand conventions defined by the OpenRISC 1000 system architecture.

3.1 Memory Addressing Modes

The processor computes an effective address when executing a memory access instruction or branch instruction or when fetching the next sequential instruction. If the sum of the effective address and the operand length exceeds the maximum effective address in logical address space, the memory operand wraps around from the maximum effective address through effective address 0.

3.1.1 Register Indirect with Displacement

Load/store instructions using this address mode contain a signed 16-bit immediate value, which is sign-extended and added to the contents of a general-purpose register specified in the instruction.

![Diagram of Register Indirect with Displacement Addressing](image)

Figure 3-1. Register Indirect with Displacement Addressing

Figure 3-1 shows how an effective address is computed when using register indirect with displacement addressing mode.
3.1.2 PC Relative

Branch instructions using this address mode contain a signed 26-bit immediate value that is sign-extended and added to the contents of a Program Counter register. Before the execution at the destination PC, instruction in delay slot is executed.

![Diagram of PC Relative Addressing](image)

Figure 3-2. PC Relative Addressing

Figure 3-2 shows how an effective address is generated when using PC relative addressing mode.

3.2 Memory Operand Conventions

The architecture defines an 8-bit byte, 16-bit halfword, a 32-bit word, and a 64-bit doubleword. It also defines IEEE-754 compliant 32-bit single precision float and 64-bit double precision float storage units. 64-bit vectors of bytes, 64-bit vectors of halfwords, 64-bit vectors of singlewords, and 64-bit vectors of single precision floats are also defined.

<table>
<thead>
<tr>
<th>Type of Data</th>
<th>Length in Bytes</th>
<th>Length in Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte</td>
<td>1</td>
<td>8</td>
</tr>
<tr>
<td>Halfword (or half)</td>
<td>2</td>
<td>16</td>
</tr>
<tr>
<td>Singleword (or word)</td>
<td>4</td>
<td>32</td>
</tr>
<tr>
<td>Doubleword (or double)</td>
<td>8</td>
<td>64</td>
</tr>
<tr>
<td>Single precision float</td>
<td>4</td>
<td>32</td>
</tr>
<tr>
<td>Double precision float</td>
<td>8</td>
<td>64</td>
</tr>
<tr>
<td>Vector of bytes</td>
<td>8</td>
<td>64</td>
</tr>
<tr>
<td>Vector of halfwords</td>
<td>8</td>
<td>64</td>
</tr>
<tr>
<td>Vector of singlewords</td>
<td>8</td>
<td>64</td>
</tr>
</tbody>
</table>
Table 3-1. Memory Operands and their sizes

<table>
<thead>
<tr>
<th>Type of Data</th>
<th>Length in Bytes</th>
<th>Length in Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector of single precision floats</td>
<td>8</td>
<td>64</td>
</tr>
</tbody>
</table>

### 3.2.1 Bit and Byte Ordering

Byte ordering defines how the bytes that make up halfwords, singlewords and doublewords are ordered in memory. To simplify OpenRISC implementations, the architecture implements Most Significant Byte (MSB) ordering – or big endian byte ordering by default. But implementations can support Least Significant Byte (LSB) ordering if they implement byte reordering hardware. Reordering is enabled with bit SR[LEE].

The figures below illustrate the conventions for bit and byte numbering within various width storage units. These conventions hold for both integer and floating-point data, where the most significant byte of a floating-point value holds the sign and at least significant byte holds the start of the exponent.

Table 3-2 shows how bits and bytes are ordered in a halfword.

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td></td>
<td>LSB</td>
<td></td>
</tr>
<tr>
<td>Byte address 0</td>
<td></td>
<td>Byte address 1</td>
<td></td>
</tr>
</tbody>
</table>

Table 3-2. Default Bit and Byte Ordering in Halfwords

Table 3-3 shows how bits and bytes are ordered in a singleword.

<table>
<thead>
<tr>
<th>Bit 31</th>
<th>Bit 24</th>
<th>Bit 23</th>
<th>Bit 16</th>
<th>Bit 15</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td></td>
<td>LSB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Byte address 0</td>
<td></td>
<td>Byte address 1</td>
<td>Byte address 2</td>
<td>Byte address 3</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3-3. Default Bit and Byte Ordering in Singlewords and Single Precision Floats
Table 3-4 shows how bits and bytes are ordered in a doubleword.

<table>
<thead>
<tr>
<th>Bit 63</th>
<th>Bit 56</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td></td>
</tr>
<tr>
<td>Byte address 0</td>
<td>Byte address 1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSB</td>
<td></td>
</tr>
<tr>
<td>Byte address 4</td>
<td>Byte address 5</td>
</tr>
</tbody>
</table>

Table 3-4. Default Bit and Byte Ordering in Doublewords, Double Precision Floats and all Vector Types

### 3.2.2 Aligned and Misaligned Accesses

A memory operand is naturally aligned if its address is an integral multiple of the operand length. Implementations might support accessing unaligned memory operands, but the default behavior is that accesses to unaligned operands result in an alignment exception. See chapter Error! Reference source not found. on page Error! Bookmark not defined. for information on alignment exception.

<table>
<thead>
<tr>
<th>Operand</th>
<th>Length</th>
<th>addr[3:0] if aligned</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte</td>
<td>8 bits</td>
<td>Xxxx</td>
</tr>
<tr>
<td>Halfword (or half)</td>
<td>2 bytes</td>
<td>Xxx0</td>
</tr>
<tr>
<td>Singleword (or word)</td>
<td>4 bytes</td>
<td>Xx00</td>
</tr>
<tr>
<td>Doubleword (or double)</td>
<td>8 bytes</td>
<td>X000</td>
</tr>
<tr>
<td>Single precision float</td>
<td>4 bytes</td>
<td>Xx00</td>
</tr>
<tr>
<td>Double precision float</td>
<td>8 bytes</td>
<td>X000</td>
</tr>
<tr>
<td>Vector of bytes</td>
<td>8 bytes</td>
<td>X000</td>
</tr>
<tr>
<td>Vector of halfwords</td>
<td>8 bytes</td>
<td>X000</td>
</tr>
<tr>
<td>Vector of singlewords</td>
<td>8 bytes</td>
<td>X000</td>
</tr>
<tr>
<td>Vector of single precision floats</td>
<td>8 bytes</td>
<td>X000</td>
</tr>
</tbody>
</table>

Table 3-5. Memory Operand Alignment

OR32 instructions are four bytes long and word-aligned.
4 Register Set

4.1 Features

The OpenRISC 1000 register set includes the following principal features:

- Thirty-two or sixteen 32/64-bit general-purpose registers – OpenRISC 1000 implementations optimized for use in FPGAs and ASICs in embedded and similar environments may implement only the first sixteen of the possible thirty-two registers.
- All other registers are special-purpose registers defined for each unit separately and accessible through the l.mtspr/l.mfspr instructions.

4.2 Overview

An OpenRISC 1000 processor includes several types of registers: user level general-purpose and special-purpose registers, supervisor level special-purpose registers and unit-dependent registers.

User level general-purpose and special-purpose registers are accessible both in user mode and supervisor mode of operation. Supervisor level special-purpose registers are accessible only in supervisor mode of operation (SR[SM]=1).

Unit dependent registers are usually only accessible in supervisor mode but there can be exceptions to this rule. Accessibility for architecture-defined units is defined in this manual. Accessibility for custom units not covered by this manual will be defined in the appropriate implementation-specific manuals.

4.3 Special-Purpose Registers

The special-purpose registers of all units are grouped into thirty-two groups. Each group can have different register address decoding depending on the maximum theoretical number of registers in that particular group. A group can contain registers from several different units or processes. The SR[SM] bit is also used in register address decoding, as some registers are accessible only in supervisor mode. The l.mtspr and l.mfspr instructions are used for reading and writing registers.

<table>
<thead>
<tr>
<th>GROUP #</th>
<th>UNIT DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>System Control and Status registers</td>
</tr>
<tr>
<td>1</td>
<td>Data MMU (in the case of a single unified MMU, groups 1 and 2 decode into a single set of registers)</td>
</tr>
<tr>
<td>2</td>
<td>Instruction MMU (in the case of a single unified MMU, groups 1 and 2 decode into a single set of registers)</td>
</tr>
<tr>
<td>3</td>
<td>Data Cache (in the case of a single unified cache, groups 3 and 4 decode into a...</td>
</tr>
</tbody>
</table>
An OpenRISC 1000 processor implementation is required to implement at least the special purpose registers from group 0. All other groups are optional, and registers from these groups are implemented only if the implementation has the corresponding unit. Which units are actually implemented may be determined by reading the UPR register from group 0.

A 16-bit SPR address is made of 5-bit group index (bits 15-11) and 11-bit register index (bits 10-0).

<table>
<thead>
<tr>
<th>Grp #</th>
<th>Reg #</th>
<th>Reg Name</th>
<th>USER MODE</th>
<th>SUPV MODE</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>VR</td>
<td>–</td>
<td>R</td>
<td>Version register</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>UPR</td>
<td>–</td>
<td>R</td>
<td>Unit Present register</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>CPUCFGFR</td>
<td>–</td>
<td>R</td>
<td>CPU Configuration register</td>
</tr>
<tr>
<td>0</td>
<td>3</td>
<td>DMMUCFRG</td>
<td>–</td>
<td>R</td>
<td>Data MMU Configuration register</td>
</tr>
<tr>
<td>0</td>
<td>4</td>
<td>IMMUCFRG</td>
<td>–</td>
<td>R</td>
<td>Instruction MMU Configuration register</td>
</tr>
<tr>
<td>0</td>
<td>5</td>
<td>DCCFRG</td>
<td>–</td>
<td>R</td>
<td>Data Cache Configuration register</td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>ICCFRG</td>
<td>–</td>
<td>R</td>
<td>Instruction Cache Configuration register</td>
</tr>
<tr>
<td>0</td>
<td>7</td>
<td>DCRG</td>
<td>–</td>
<td>R</td>
<td>Debug Configuration register</td>
</tr>
<tr>
<td>0</td>
<td>8</td>
<td>PCCFRG</td>
<td>–</td>
<td>R</td>
<td>Performance Counters Configuration register</td>
</tr>
<tr>
<td>0</td>
<td>16</td>
<td>NPC</td>
<td>–</td>
<td>R/W</td>
<td>PC mapped to SPR space (next PC)</td>
</tr>
<tr>
<td>0</td>
<td>17</td>
<td>SR</td>
<td>–</td>
<td>R/W</td>
<td>Supervision register</td>
</tr>
<tr>
<td>Grp #</td>
<td>Reg #</td>
<td>Reg Name</td>
<td>USER MODE</td>
<td>SUPV MODE</td>
<td>Description</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------------------------------------------------</td>
</tr>
<tr>
<td>0</td>
<td>18</td>
<td>PPC</td>
<td>R</td>
<td>R/W</td>
<td>PC mapped to SPR space (previous PC)</td>
</tr>
<tr>
<td>0</td>
<td>20</td>
<td>FPCSR</td>
<td>R*</td>
<td>R/W</td>
<td>FP Control Status register</td>
</tr>
<tr>
<td>0</td>
<td>32-47</td>
<td>EPCR0-EPCR15</td>
<td>R/W</td>
<td></td>
<td>Exception PC registers</td>
</tr>
<tr>
<td>0</td>
<td>48-63</td>
<td>EEAR0-EEAR15</td>
<td>R/W</td>
<td></td>
<td>Exception EA registers</td>
</tr>
<tr>
<td>0</td>
<td>64-79</td>
<td>ESR0-ESR15</td>
<td>R/W</td>
<td></td>
<td>Exception SR registers</td>
</tr>
<tr>
<td>0</td>
<td>1024-1535</td>
<td>GPR0-GPR511</td>
<td>R/W</td>
<td></td>
<td>GPRs mapped to SPR space</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>DMMUCR</td>
<td>R/W</td>
<td></td>
<td>Data MMU Control register</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>DMMUPR</td>
<td>R/W</td>
<td></td>
<td>Data MMU Protection Register</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>DTLBEIR</td>
<td>W</td>
<td></td>
<td>Data TLB Entry Invalidate register</td>
</tr>
<tr>
<td>1</td>
<td>4-7</td>
<td>DATBMRO-DATBMTR3</td>
<td>R/W</td>
<td></td>
<td>Data ATB Match registers</td>
</tr>
<tr>
<td>1</td>
<td>8-11</td>
<td>DATBTR0-DATBTR3</td>
<td>R/W</td>
<td></td>
<td>Data ATB Translate registers</td>
</tr>
<tr>
<td>1</td>
<td>512-639</td>
<td>DTLBW0MR0-DTLBW0MR127</td>
<td>R/W</td>
<td></td>
<td>Data TLB Match registers Way 0</td>
</tr>
<tr>
<td>1</td>
<td>640-767</td>
<td>DTLBW0TR0-DTLBW0TR127</td>
<td>R/W</td>
<td></td>
<td>Data TLB Translate registers Way 0</td>
</tr>
<tr>
<td>1</td>
<td>768-895</td>
<td>DTLBW1MR0-DTLBW1MR127</td>
<td>R/W</td>
<td></td>
<td>Data TLB Match registers Way 1</td>
</tr>
<tr>
<td>1</td>
<td>896-1023</td>
<td>DTLBW1TR0-DTLBW1TR127</td>
<td>R/W</td>
<td></td>
<td>Data TLB Translate registers Way 1</td>
</tr>
<tr>
<td>1</td>
<td>1024-1151</td>
<td>DTLBW2MR0-DTLBW2MR127</td>
<td>R/W</td>
<td></td>
<td>Data TLB Match registers Way 2</td>
</tr>
<tr>
<td>1</td>
<td>1152-1279</td>
<td>DTLBW2TR0-DTLBW2TR127</td>
<td>R/W</td>
<td></td>
<td>Data TLB Translate registers Way 2</td>
</tr>
<tr>
<td>1</td>
<td>1280-1407</td>
<td>DTLBW3MR0-DTLBW3MR127</td>
<td>R/W</td>
<td></td>
<td>Data TLB Match registers Way 3</td>
</tr>
<tr>
<td>1</td>
<td>1408-1535</td>
<td>DTLBW3TR0-DTLBW3TR127</td>
<td>R/W</td>
<td></td>
<td>Data TLB Translate registers Way 3</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>IMMUCR</td>
<td>R/W</td>
<td></td>
<td>Instruction MMU Control register</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>IMMUPR</td>
<td>R/W</td>
<td></td>
<td>Instruction MMU Protection Register</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>ITLBTR0-ITLBTR3</td>
<td>W</td>
<td></td>
<td>Instruction TLB Entry Invalidate register</td>
</tr>
<tr>
<td>2</td>
<td>4-7</td>
<td>IATBMRO-IATBMTR3</td>
<td>R/W</td>
<td></td>
<td>Instruction ATB Match registers</td>
</tr>
<tr>
<td>2</td>
<td>8-11</td>
<td>IATBTR0-IATBTR3</td>
<td>R/W</td>
<td></td>
<td>Instruction ATB Translate registers</td>
</tr>
<tr>
<td>2</td>
<td>512-</td>
<td>DTLBW0MR0-</td>
<td>R/W</td>
<td></td>
<td>Instruction TLB Match registers</td>
</tr>
<tr>
<td>Grp #</td>
<td>Reg #</td>
<td>Reg Name</td>
<td>USER MODE</td>
<td>SUPV MODE</td>
<td>Description</td>
</tr>
<tr>
<td>-------</td>
<td>---------</td>
<td>-----------------------------</td>
<td>-----------</td>
<td>-----------</td>
<td>-------------------------------------------------</td>
</tr>
<tr>
<td>639</td>
<td>ITLBW0MR127</td>
<td></td>
<td></td>
<td></td>
<td>Way 0</td>
</tr>
<tr>
<td>2</td>
<td>640-767</td>
<td>ITLBW0TR0-ITLBW0TR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Translate registers Way 0</td>
</tr>
<tr>
<td>2</td>
<td>768-895</td>
<td>ITLBW1MR0-ITLBW1MR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Match registers Way 1</td>
</tr>
<tr>
<td>2</td>
<td>896-1023</td>
<td>ITLBW1TR0-ITLBW1TR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Translate registers Way 1</td>
</tr>
<tr>
<td>2</td>
<td>1024-1151</td>
<td>ITLBW2MR0-ITLBW2MR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Match registers Way 2</td>
</tr>
<tr>
<td>2</td>
<td>1152-1279</td>
<td>ITLBW2TR0-ITLBW2TR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Translate registers Way 2</td>
</tr>
<tr>
<td>2</td>
<td>1280-1407</td>
<td>ITLBW3MR0-ITLBW3MR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Match registers Way 3</td>
</tr>
<tr>
<td>2</td>
<td>1408-1535</td>
<td>ITLBW3TR0-ITLBW3TR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Translate registers Way 3</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>DCCR</td>
<td></td>
<td>R/W</td>
<td>DC Control register</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>DCBPR</td>
<td>W</td>
<td>W</td>
<td>DC Block Prefetch register</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>DCBFR</td>
<td>W</td>
<td>W</td>
<td>DC Block Flush register</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>DCBIR</td>
<td></td>
<td>W</td>
<td>DC Block Invalidate register</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>DCBWR</td>
<td>W</td>
<td>W</td>
<td>DC Block Write-back register</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>DCBLR</td>
<td>W</td>
<td>W</td>
<td>DC Block Lock register</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>ICCR</td>
<td></td>
<td>R/W</td>
<td>IC Control register</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>ICBPR</td>
<td>W</td>
<td>W</td>
<td>IC Block Prefetch register</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>ICBLR</td>
<td></td>
<td>W</td>
<td>IC Block Invalidate register</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>MACLO</td>
<td>R/W</td>
<td>R/W</td>
<td>MAC Low</td>
</tr>
<tr>
<td>5</td>
<td>2</td>
<td>MACHI</td>
<td>R/W</td>
<td>R/W</td>
<td>MAC High</td>
</tr>
<tr>
<td>6</td>
<td>0-7</td>
<td>DVR0-DVR7</td>
<td></td>
<td>R/W</td>
<td>Debug Value registers</td>
</tr>
<tr>
<td>6</td>
<td>8-15</td>
<td>DCR0-DCR7</td>
<td>–</td>
<td>R/W</td>
<td>Debug Control registers</td>
</tr>
<tr>
<td>6</td>
<td>16</td>
<td>DMR1</td>
<td>–</td>
<td>R/W</td>
<td>Debug Mode register 1</td>
</tr>
<tr>
<td>6</td>
<td>17</td>
<td>DMR2</td>
<td>–</td>
<td>R/W</td>
<td>Debug Mode register 2</td>
</tr>
<tr>
<td>6</td>
<td>18-19</td>
<td>DCWR0-DCWR1</td>
<td>–</td>
<td>R/W</td>
<td>Debug Watchpoint Counter registers</td>
</tr>
<tr>
<td>6</td>
<td>20</td>
<td>DSR</td>
<td></td>
<td>R/W</td>
<td>Debug Stop register</td>
</tr>
<tr>
<td>6</td>
<td>21</td>
<td>DRR</td>
<td></td>
<td>R/W</td>
<td>Debug Reason register</td>
</tr>
<tr>
<td>7</td>
<td>0-7</td>
<td>PCCR0-PCCR7</td>
<td>R*</td>
<td>R/W</td>
<td>Performance Counters Count registers</td>
</tr>
<tr>
<td>7</td>
<td>8-15</td>
<td>PCMR0-PCMR7</td>
<td></td>
<td>R/W</td>
<td>Performance Counters Mode registers</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>PMR</td>
<td></td>
<td>R/W</td>
<td>Power Management register</td>
</tr>
</tbody>
</table>
SPRs with R* for user mode access are readable in user mode if SR[SUMRA] is set.

### 4.4 General-Purpose Registers (GPRs)

The thirty-two general-purpose registers are labeled R0-R31 and are 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations. They hold scalar integer data, floating-point data, vectors or memory pointers. Table 4-3 contains a list of general-purpose registers. The GPRs may be accessed as both source and destination registers by ORBIS, ORVDX and ORFPX instructions.

See chapter Application Binary Interface on page 6 for information on floating-point data types.

<table>
<thead>
<tr>
<th>Register</th>
<th>r31</th>
<th>r30</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register</td>
<td>R29</td>
<td>R28</td>
</tr>
<tr>
<td>Register</td>
<td>R23</td>
<td>R22</td>
</tr>
<tr>
<td>Register</td>
<td>R17</td>
<td>R16</td>
</tr>
<tr>
<td>Register</td>
<td>R11</td>
<td>r10</td>
</tr>
<tr>
<td>Register</td>
<td>R5</td>
<td>r4</td>
</tr>
</tbody>
</table>

R0 is used as a constant zero. Whether or not R0 is actually hardwired to zero is implementation dependent. **R0 should never be used as a destination register.** Functions of other registers are explained in chapter Application Binary Interface on page 6.

An implementation may have several sets of GPRs and use them as shadow registers, switching between them whenever a new exception occurs. The current set is identified by the SR[CID] value.

An implementation is not required to initialize GPRs to zero during the reset procedure. The reset exception handler is responsible for initializing GPRs to zero if that is necessary.
4.5 Support for Custom Number of GPRs

Programs may be compiled with less than thirty-two registers. Unused registers are disabled (set as fixed registers) when compiling code. Such code is also executable on normal implementations with thirty-two registers but not vice versa. This feature is quite useful since users are expected to move from less powerful OpenRISC implementations with less than thirty-two registers to more powerful thirty-two register OpenRISC implementations.

If configuration registers are implemented, CPUCFGR[CGF] indicates whether implementation has complete thirty-two general-purpose registers or less than thirty-two registers.

4.6 Supervision Register (SR)

The Supervision register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode only. The SR value defines the state of the processor.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>31-28</th>
<th>27-17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reset</td>
<td>CID</td>
<td>Reserved</td>
<td>SUMRA</td>
</tr>
<tr>
<td></td>
<td>R/W</td>
<td>R/W</td>
<td>Read Only</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reset</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SM</th>
<th>Supervisor Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Processor is in User Mode</td>
</tr>
<tr>
<td></td>
<td>1 Processor is in Supervisor Mode</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TEE</th>
<th>Tick Timer Exception Enabled</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Tick Timer Exceptions are not recognized</td>
</tr>
<tr>
<td></td>
<td>1 Tick Timer Exceptions are recognized</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IEE</th>
<th>Interrupt Exception Enabled</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Interrupts are not recognized</td>
</tr>
<tr>
<td><strong>Register</strong></td>
<td>Description</td>
</tr>
<tr>
<td>-------------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| **DCE** | Data Cache Enable  
0 Data Cache is not enabled  
1 Data Cache is enabled |
| **ICE** | Instruction Cache Enable  
0 Instruction Cache is not enabled  
1 Instruction Cache is enabled |
| **DME** | Data MMU Enable  
0 Data MMU is not enabled  
1 Data MMU is enabled |
| **IME** | Instruction MMU Enable  
0 Instruction MMU is not enabled  
1 Instruction MMU is enabled |
| **LEE** | Little Endian Enable  
0 Little Endian (LSB) byte ordering is not enabled  
1 Little Endian (LSB) byte ordering is enabled |
| **CE** | CID Enable  
0 CID disabled and shadow registers disabled  
1 CID automatic increment and shadow registers enabled |
| **F** | Flag  
0 Conditional branch flag was cleared by sfXX instructions  
1 Conditional branch flag was set by sfXX instructions |
| **CY** | Carry flag  
0 No carry out produced by last arithmetic operation  
1 Carry out was produced by last arithmetic operation |
| **OV** | Overflow flag  
0 No overflow occurred during last arithmetic operation  
1 Overflow occurred during last arithmetic operation |
| **OVE** | Overflow flag Exception  
0 Overflow flag does not cause an exception  
1 Overflow flag causes range exception |
| **DSX** | Delay Slot Exception  
0 EPCR points to instruction not in the delay slot  
1 EPCR points to instruction in delay slot |
| **EPH** | Exception Prefix High  
0 Exceptions vectors are located in memory area starting at 0x0  
1 Exception vectors are located in memory area starting at 0xF0000000 |
| **FO** | Fixed One  
This bit is always set |
| **SUMRA** | SPRs User Mode Read Access  
0 All SPRs are inaccessible in user mode  
1 Certain SPRs can be read in user mode |
| **CID** | Context ID *(optional)*  
0-15 Current Processor Context |
4.7 Exception Program Counter Registers (EPCR0 - EPCR15)

The Exception Program Counter registers are special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode. Read access in user mode is possible if it is enabled in PCMRx[SUMRA]. They are 32-bit wide registers in 32-bit implementations and can be wider than 32 bits in 64-bit implementations.

After an exception, the EPCR is set to the program counter address (PC) of the instruction that was interrupted by the exception. If only one EPCR is present in the implementation, it must be saved by the exception handler routine before exception recognition is re-enabled in the SR.

<table>
<thead>
<tr>
<th>Bit Identifier</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>EPC</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

Table 4-5. EPCR Field Descriptions

4.8 Exception Effective Address Registers (EEAR0-EEAR15)

The Exception Effective Address registers are special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode. Read access in user mode is possible if it is enabled in SR[SUMRA]. The EEARs are 32-bit wide registers in 32-bit implementations and can be wider than 32 bits in 64-bit implementations.

After an exception, the EEAR is set to the effective address (EA) generated by the faulting instruction. If only one EEAR is present in the implementation, it must be saved by the exception handler routine before exception recognition is re-enabled in the SR.

<table>
<thead>
<tr>
<th>Bit Identifier</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>EEA</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>
4.9 Exception Supervision Registers (ESR0-ESR15)

The Exception Supervision registers are special-purpose supervisor-level registers accessible with l.mtspr/l.mfspr instructions in supervisor mode. They are 32 bits wide registers in 32-bit implementations and can be wider than 32 bits in 64-bit implementations.

After an exception, the Supervision register (SR) is copied into the ESR. If only one ESR is present in the implementation, it must be saved by the exception handler routine before exception recognition is re-enabled in the SR.

<table>
<thead>
<tr>
<th>Bit Identifier</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ESR</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit Identifier</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td></td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

Table 4-7. ESR Field Descriptions

4.10 Next and Previous Program Counter (NPC and PPC)

The Program Counter registers represent the address just executed and the address instruction just to be executed.

These and the GPR registers mapped into SPR space should only be used for debugging purposes by an external debugger. Applications should use the l.jal instruction to obtain the current program counter and arithmetic instructions to obtain GPR register values.

4.11 Floating Point Control Status Register (FPCSR)

Floating point control status register is a 32-bit special-purpose register accessible with the l.mtspr/l.mfspr instructions in supervisor mode and as read-only register in user mode if enabled in SR[SUMRA].

The FPCSR value controls floating point rounding modes, optional generation of floating point exception and provides floating point status flags. Status flags are updated after
every floating point instruction is completed and can serve to determine what caused the floating point exception.
If floating point exception is enabled then FPCSR status flags have to be cleared in floating point exception handler. Status flags are cleared by writing 0 to all status bits.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>31-12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reserved</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>Read Only</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ZF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

- **FPEE** Floating Point Exception Enabled
  - 0 FP Exception is disabled
  - 1 FP Exception is enabled
- **RM** Rounding Mode
  - 0 Round to nearest
  - 1 Round to zero
  - 2 Round to infinity+
  - 3 Round to infinity-
- **OVF** OVerflow Flag
  - 0 No overflow
  - 1 Result overflowed
- **UNF** UNderflow Flag
  - 0 No underflow
  - 1 Result underflowed
- **SNF** SNAN Flag
  - 0 Result not SNAN
  - 1 Result SNAN
- **QNF** QNAN Flag
  - 0 Result not QNAN
  - 1 Result QNAN
- **ZF** Zero Flag
  - 0 Result not zero
  - 1 Result zero
- **IXF** IneXact Flag
  - 0 Result precise
  - 1 Result inexact
- **IVF** InaValid Flag
  - 0 Result not invalid
  - 1 Result invalid
<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INF</td>
<td>INfinity Flag</td>
</tr>
<tr>
<td>DZF</td>
<td>Divide by Zero Flag</td>
</tr>
</tbody>
</table>

Table 4-8. FPCSR Field Descriptions
5 Instruction Set

This chapter describes the OpenRISC 1000 instruction set.

5.1 Features

The OpenRISC 1000 instruction set includes the following principal features:

- Simple and uniform-length instruction formats featuring five Instruction Subsets
- OpenRISC Basic Instruction Set (ORBIS32/64) with 32-bit wide instructions aligned on 32-bit boundaries in memory and operating on 32-bit and 64-bit data
- OpenRISC Vector/DSP eXtension (ORVDX64) with 32-bit wide instructions aligned on 32-bit boundaries in memory and operating on 8-, 16-, 32- and 64-bit data
- OpenRISC Floating-Point eXtension (ORFPX32/64) with 32-bit wide instructions aligned on 32-bit boundaries in memory and operating on 32-bit and 64-bit data
- Reserved opcodes for custom instructions

Note: Instructions are divided into instruction classes. Only the basic classes are required to be implemented in an OpenRISC 1000 implementation.

5.2 Overview

OpenRISC 1000 instructions belong to one of the following instruction subsets:

- ORBIS32:
- 32-bit integer instructions
- Basic DSP instructions
• 32-bit load and store instructions
• Program flow instructions
• Special instructions
• ORBIS64:
  • 64-bit integer instructions
  • 64-bit load and store instructions
• ORFPX32:
  • Single-precision floating-point instructions
• ORFPX64:
  • Double-precision floating-point instructions
  • 64-bit load and store instructions
• ORVDX64:
  • Vector instructions
• DSP instructions

Instructions in each subset are also split into two instruction classes according to implementation importance:

- Class I
- Class II

<table>
<thead>
<tr>
<th>Class</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Class I</td>
<td>Instructions in class I must always be implemented.</td>
</tr>
<tr>
<td>Class II</td>
<td>Instructions from class II are optional and an implementation may choose to use some or all instructions from this class based on requirements of the target application.</td>
</tr>
</tbody>
</table>

Table 5-1. OpenRISC 1000 Instruction Classes
5.3 ORBIS32/64

Format:

l.add rD, rA, rB

Description:

The contents of general-purpose register rA are added to the contents of general-purpose register rB to form the result. The result is placed into general-purpose register rD.

32-bit Implementation:

rD[31:0] < - rA[31:0] + rB[31:0]
SR[CY] < - carry
SR[OV] < - overflow

64-bit Implementation:

SR[CY] < - carry
SR[OV] < - overflow

Exceptions:

Range Exception
**l.addc**  
**Add Signed and Carry**  
**l.addc**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x0</td>
<td>reserved</td>
<td>opcode 0x1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6 bits | 5 bits | 5 bits | 5 bits | 1 bits | 2 bits | 4 bits | 4 bits |

**Format:**

`l.addc rD, rA, rB`

**Description:**

The contents of general-purpose register `rA` are added to the contents of general-purpose register `rB` and carry `SR[CY]` to form the result. The result is placed into general-purpose register `rD`.

**32-bit Implementation:**

\[
 {\text{rD}[31:0]} < - {\text{rA}[31:0]} + {\text{rB}[31:0]} + {\text{SR[CY]}}
\]

`SR[CY] < - carry`

`SR[OV] < - overflow`

**64-bit Implementation:**

\[
 {\text{rD}[63:0]} < - {\text{rA}[63:0]} + {\text{rB}[63:0]} + {\text{SR[CY]}}
\]

`SR[CY] < - carry`

`SR[OV] < - overflow`

**Exceptions:**

Range Exception
### l.addi

**Add Immediate Signed**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>10</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x27</td>
<td>D</td>
<td>A</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| 6 bits | 5 bits | 5 bits | 16 bits |

**Format:**

l.addi rD, rA, I

**Description:**

The immediate value is sign-extended and added to the contents of general-purposeregister rA to form the result. The result is placed into general-purposeregister rD.

**32-bit Implementation:**

rD[31:0] ≤ rA[31:0] + exts(Immediate)
SR[CY] ≤ carry
SR[OV] ≤ overflow

**64-bit Implementation:**

rD[63:0] ≤ rA[63:0] + exts(Immediate)
SR[CY] ≤ carry
SR[OV] ≤ overflow

**Exceptions:**

Range Exception

---

**Instruction Class**

ORBIS32 I

[www.opencores.org](http://www.opencores.org)  Rev 1.1  35 of 35
l.addic    Add Immediate Signed and Carry    l.addic

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>25</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>20</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th></th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x28</td>
<td>D</td>
<td>A</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>16 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.addic rD, rA, I

**Description:**

The immediate value is sign-extended and added to the contents of general-purpose register rA and carry SR[CY] to form the result. The result is placed into general-purpose register rD.

**32-bit Implementation:**

rD[31:0] < - rA[31:0] + exts(Immediate) + SR[CY]
SR[CY] < - carry
SR[OV] < - overflow

**64-bit Implementation:**

rD[63:0] < - rA[63:0] + exts(Immediate) + SR[CY]
SR[CY] < - carry
SR[OV] < - overflow

**Exceptions:**

Range Exception
**land**  

**And**  

**land**  

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0x38 | D | A | B | reserved | opcode 0x0 | reserved | opcode 0x3 |   | 6 bits | 5 bits | 5 bits | 5 bits | 1 bits | 2 bits | 4 bits | 4 bits |   |

**Format:**

l.and rD,rA,rB

**Description:**

The contents of general-purpose register rA are combined with the contents of general-purpose register rB in a bit-wise logical AND operation. The result is placed into general-purpose register rD.

**32-bit Implementation:**

rD[31:0] < - rA[31:0] AND rB[31:0]

**64-bit Implementation:**


**Exceptions:**

None
l.andi  And with Immediate Half Word  l.andi

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x29</td>
<td>D</td>
<td>A</td>
<td>K</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| 6 bits | 5 bits | 5 bits | 16bits |

**Format:**

l.andi rD,rA,K

**Description:**

The immediate value is zero-extended and combined with the contents of general-purpose register rA in a bit-wise logical AND operation. The result is placed into general-purpose register rD.

**32-bit Implementation:**

rD[31:0] = rA[31:0] AND extz(Immediate)

**64-bit Implementation:**

rD[63:0] = rA[63:0] AND extz(Immediate)

**Exceptions:**

None
l.bf  

**Branch if Flag**  

| 31 | .   | .   | 26 | 25 | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | .   | 0 |
|----|-----|-----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---|
|    |     |     |    |    |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |   |

**Format:**

l.bf N

**Description:**

The immediate value is shifted left two bits, sign-extended to program counter width, and then added to the address of the branch instruction. The result is the effective address of the branch. If the flag is set, the program branches to EA with a delay of one instruction.

**32-bit Implementation:**

EA \(\gets\) exts(Immediate \(\ll\) 2) + BranchInsnAddr
PC \(\gets\) EA if SR[F] set

**64-bit Implementation:**

EA \(\gets\) exts(Immediate \(\ll\) 2) + BranchInsnAddr
PC \(\gets\) EA if SR[F] set

**Exceptions:**

None
### l.bnf Branch if No Flag l.bnf

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>. . . 26</td>
</tr>
<tr>
<td>25</td>
<td>. . . . . . . . . . . . . . . .</td>
</tr>
<tr>
<td>N</td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td></td>
</tr>
<tr>
<td>26 bits</td>
<td></td>
</tr>
</tbody>
</table>

#### Format:

l.bnf N

#### Description:

The immediate value is shifted left two bits, sign-extended to program counter width, and then added to the address of the branch instruction. The result is the effective address of the branch. If the flag is cleared, the program branches to EA with a delay of one instruction.

#### 32-bit Implementation:

\[
\text{EA} \leftarrow \text{exts}(\text{Immediate} \ll 2) + \text{BranchInsnAddr}
\]

\[
\text{PC} \leftarrow \text{EA} \text{ if SR}[F] \text{ cleared}
\]

#### 64-bit Implementation:

\[
\text{EA} \leftarrow \text{exts}(\text{Immediate} \ll 2) + \text{BranchInsnAddr}
\]

\[
\text{PC} \leftarrow \text{EA} \text{ if SR}[F] \text{ cleared}
\]

#### Exceptions:

None

---

Instruction Class

ORBIS32 I

www.opencores.org  Rev 1.1  40 of 40
Format:

\[ \text{l.cmov } rD, rA, rB \]

Description:

If \( \text{SR}[F] \) is set, general-purpose register \( rA \) is placed in general-purpose register \( rD \). If \( \text{SR}[F] \) is cleared, general-purpose register \( rB \) is placed in general-purpose register \( rD \).

32-bit Implementation:


64-bit Implementation:


Exceptions:

None
l.csyc  Context Syncronization  l.csyc

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x23000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

l.csyc

Description:

Execution of context synchronization instruction results in completion of all operations inside the processor and a flush of the instruction pipelines. When all operations are complete, the RISC core resumes with an empty instruction pipeline and fresh context in all units (MMU for example).

32-bit Implementation:

context-synchronization

64-bit Implementation:

context-synchronization

Exceptions:

None
Reserved for ORBIS32/64 Custom Instructions

**Format:**

`l.cust1`

**Description:**

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but rather by the implementation itself.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

N/A

**Exceptions:**

N/A
Reserved for ORBIS32/64 Custom Instructions

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x1d</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>26bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

1cust2

Description:

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but rather by the implementation itself.

32-bit Implementation:

N/A

64-bit Implementation:

N/A

Exceptions:

N/A
Reserved for ORBIS32/64 Custom Instructions

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| opcode 0x1e | reserved | 6 bits | 26bits |

Format:

1.cust3

Description:

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but rather by the implementation itself.

32-bit Implementation:

N/A

64-bit Implementation:

N/A

Exceptions:

N/A
**Reserved for ORBIS32/64 Custom Instructions**

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td>0x1f</td>
<td>reserved</td>
<td>6 bits</td>
<td>26 bits</td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.cust4

**Description:**

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but rather by the implementation itself.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

N/A

**Exceptions:**

N/A
l.cust5 

Reserved for ORBIS32/64 Custom Instructions

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>.</th>
<th>.</th>
<th>5</th>
<th>.</th>
<th>4</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x3c</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>L</td>
<td>K</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
<td>5bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

l.cust5 rD,rA,rB,L,K

Description:

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but rather by the implementation itself.

32-bit Implementation:

N/A

64-bit Implementation:

N/A

Exceptions:

N/A
Reserved for ORBIS32/64 Custom Instructions

Format:

\texttt{l.cust6}

Description:
This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but rather by the implementation itself.

32-bit Implementation:
N/A

64-bit Implementation:
N/A

Exceptions:
N/A
Reserved for ORBIS32/64 Custom Instructions

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 31 | 30 | 29 | 28 | 27 | 26 |
|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

**Format:**
l.cust7

**Description:**
This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but rather by the implementation itself.

**32-bit Implementation:**
N/A

**64-bit Implementation:**
N/A

**Exceptions:**
N/A
Reserved for ORBIS32/64 Custom Instructions

Format:

l.cust8

Description:

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but rather by the implementation itself.

32-bit Implementation:

N/A

64-bit Implementation:

N/A

Exceptions:

N/A
**l.div**  
Divide Signed  
**l.div**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0x38 | D | A | B | reserved | opcode 0x3 | reserved | opcode 0x9 |
| 6 bits | 5 bits | 5 bits | 5 bits | 1 bits | 2 bits | 4 bits | 4 bits |

**Format:**

`l.div rD, rA, rB`

**Description:**

The content of general-purpose register rA are divided by the content of general-purpose register rB, and the result is placed into general-purpose register rD. Both operands are treated as signed integers. A carry flag is set when the divisor is zero (if carry SR[CY] is implemented).

**32-bit Implementation:**

```
SR[OV] <- overflow
SR[CY] <- carry
```

**64-bit Implementation:**

```
SR[OV] <- overflow
SR[CY] <- carry
```

**Exceptions:**

Range Exception

---

**Instruction Class**

ORBIS32 II

[www.opencores.org](http://www.opencores.org)  
Rev 1.1  
51 of 51
l.divu  

**Divide Unsigned**  
l.divu

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x3</td>
<td>reserved</td>
<td>opcode 0xa</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>1 bits</td>
</tr>
</tbody>
</table>

**Format:**

l.divu rD, rA, rB

**Description:**

The content of general-purpose register rA are divided by the content of general-purpose register rB, and the result is placed into general-purpose register rD. Both operands are treated as unsigned integers. A carry flag is set when the divisor is zero (if carry SR[CY] is implemented).

**32-bit Implementation:**

\[ SR[OV] < - overflow \]
\[ SR[CY] < - carry \]

**64-bit Implementation:**

\[ SR[OV] < - overflow \]
\[ SR[CY] < - carry \]

**Exceptions:**

Range Exception
**l.extbs  Extend Byte with Sign  l.extbs**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>15</th>
<th>10</th>
<th>9</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>reserved</td>
<td>opcode 0x1</td>
<td>reserved</td>
<td>opcode 0xc</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
<td>4 bits</td>
<td>2 bits</td>
<td>4 bits</td>
</tr>
</tbody>
</table>

**Format:**

l.extbs  rD,rA

**Description:**

Bit 7 of general-purpose register rA is placed in high-order bits of general-purpose register rD. The low-order eight bits of general-purpose register rA are copied into the low-order eight bits of general-purpose register rD.

**32-bit Implementation:**

\[
\begin{align*}
  rD[7:0] &< - rA[7:0]
\end{align*}
\]

**64-bit Implementation:**

\[
\begin{align*}
  rD[7:0] &< - rA[7:0]
\end{align*}
\]

**Exceptions:**

None
**l.extbz**   
Extend Byte with Zero   
**l.extbz**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>10</th>
<th>9</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>reserved</td>
<td>opcode 0x3</td>
<td>reserved</td>
<td>opcode 0xc</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
</tr>
</tbody>
</table>

**Format:**

l.extbz rD,rA

**Description:**

Zero is placed in high-order bits of general-purpose register rD. The low-order eight bits of general-purpose register rA are copied into the low-order eight bits of general-purpose register rD.

**32-bit Implementation:**

rD[31:8] <- 0  
rD[7:0] <- rA[7:0]

**64-bit Implementation:**

rD[63:8] <- 0  
rD[7:0] <- rA[7:0]

**Exceptions:**

None
### l.exths  Extend Half Word with Sign  l.exths

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0x38 | D | A | reserved | opcode 0x0 | reserved | opcode 0xc |
| 6 bits | 5 bits | 5 bits | 6 bits | 4 bits | 2 bits | 4 bits |

**Format:**

l.exths rD,rA

**Description:**

Bit 15 of general-purpose register rA is placed in high-order bits of general-purpose register rD. The low-order 16 bits of general-purpose register rA are copied into the low-order 16 bits of general-purpose register rD.

**32-bit Implementation:**

rD[15:0] <- rA[15:0]

**64-bit Implementation:**

rD[15:0] <- rA[15:0]

**Exceptions:**

None
l.exthz  Extend Half Word with Zero  l.exthz

<table>
<thead>
<tr>
<th>Opcode</th>
<th>D</th>
<th>A</th>
<th>Reserved</th>
<th>Opcode</th>
<th>Reserved</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x38</td>
<td></td>
<td></td>
<td></td>
<td>0x2</td>
<td></td>
<td>0xc</td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
<td>4 bits</td>
<td>2 bits</td>
<td>4 bits</td>
</tr>
</tbody>
</table>

**Format:**

\[
l.exthz \ rD, rA
\]

**Description:**

Zero is placed in high-order bits of general-purpose register \(rD\). The low-order 16 bits of general-purpose register \(rA\) are copied into the low-order 16 bits of general-purpose register \(rD\).

**32-bit Implementation:**

\[
\begin{align*}
    rD[31:16] & \leftarrow 0 \\
    rD[15:0] & \leftarrow rA[15:0]
\end{align*}
\]

**64-bit Implementation:**

\[
\begin{align*}
    rD[63:16] & \leftarrow 0 \\
    rD[15:0] & \leftarrow rA[15:0]
\end{align*}
\]

**Exceptions:**

None
**l.extws**  
**Extend Word with Sign**  
**l.extws**

```
<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>10</th>
<th>9</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>reserved</td>
<td>opcode 0x0</td>
<td>reserved</td>
<td>opcode 0xd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
<td>4 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Format:**

```
1.extws rD,rA
```

**Description:**

Bit 31 of general-purpose register rA is placed in high-order bits of general-purpose register rD. The low-order 32 bits of general-purpose register rA are copied from low-order 32 bits of general-purpose register rD.

**32-bit Implementation:**

```
rD[31:0] <- rA[31:0]
```

**64-bit Implementation:**

```
rD[31:0] <- rA[31:0]
```

**Exceptions:**

None
l.extwz  Extend Word with Zero  l.extwz

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>10</th>
<th>9</th>
<th>6</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>reserved</td>
<td>opcode 0x1</td>
<td>reserved</td>
<td>opcode 0xd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
<td>4 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.extwz rD,rA

**Description:**

Zero is placed in high-order bits of general-purpose register rD. The low-order 32 bits of general-purpose register rA are copied into the low-order 32 bits of general-purpose register rD.

**32-bit Implementation:**

rD[31:0] <- rA[31:0]

**64-bit Implementation:**

rD[63:32] <- 0
rD[31:0] <- rA[31:0]

**Exceptions:**

None
**l.ff1**  

**Find First 1**  

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>co</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>res</td>
<td>op</td>
<td>co</td>
<td>res</td>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>bits</td>
<td>5</td>
<td>bits</td>
<td>5</td>
<td>bits</td>
<td>1</td>
<td>bits</td>
<td>2</td>
<td>bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`l.ff1 rD, rA, rB`

**Description:**

Position of the first '1' bit is written into general-purpose register rD. Checking for bit '1' starts with MSB, and counting is decremented for every zero bit. If first '1' bit is discovered in LSB, one is written into rD. If there is no '1' bit, zero is written in rD.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
Jump

Format:

l.j N

Description:

The immediate value is shifted left two bits, sign-extended to program counter width, and then added to the address of the jump instruction. The result is the effective address of the jump. The program unconditionally jumps to EA with a delay of one instruction.

32-bit Implementation:

PC <- exts(Immediate << 2) + JumpInsnAddr

64-bit Implementation:

PC <- exts(Immediate << 2) + JumpInsnAddr

Exceptions:

None
### 1.jal: Jump and Link

#### Format:

1.jal N

#### Description:

The immediate value is shifted left two bits, sign-extended to program counter width, and then added to the address of the jump instruction. The result is the effective address of the jump. The program unconditionally jumps to EA with a delay of one instruction. The address of the instruction after the delay slot is placed in the link register.

#### 32-bit Implementation:

\[
\text{PC} \leftarrow \text{exts(Immediate} \ll 2) + \text{JumpInsnAddr} \\
\text{LR} \leftarrow \text{DelayInsnAddr} + 4
\]

#### 64-bit Implementation:

\[
\text{PC} \leftarrow \text{exts(Immediate} \ll 2) + \text{JumpInsnAddr} \\
\text{LR} \leftarrow \text{DelayInsnAddr} + 4
\]

#### Exceptions:

None
l.jalr  Jump and Link Register  l.jalr

| 31 | 26 | 25 | 16 | 15 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| opcode 0x12 | reserved | B | reserved |
| 6 bits | 10 bits | 5 bits | 11 bits |

**Format:**

l.jalr rB

**Description:**

The contents of general-purpose register rB is the effective address of the jump. The program unconditionally jumps to EA with a delay of one instruction. The address of the instruction after the delay slot is placed in the link register. It is not allowed to specify link register as rB.

**32-bit Implementation:**

PC < - rB
LR < - DelayInsnAddr + 4

**64-bit Implementation:**

PC < - rB
LR < - DelayInsnAddr + 4

**Exceptions:**

None
## l.jr  Jump Register  l.jr

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>18</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>11</th>
<th>10</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x11</td>
<td>reserved</td>
<td>B</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Format:

l.jr rB

### Description:

The contents of general-purpose register rB is the effective address of the jump. The program unconditionally jumps to EA with a delay of one instruction.

### 32-bit Implementation:

PC < - rB

### 64-bit Implementation:

PC < - rB

### Exceptions:

None
### l.lbs

**Load Byte and Extend with Sign**

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>...</th>
<th>21</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>15</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x24</td>
<td>D</td>
<td>A</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| 6 bits | 5 bits | 5 bits | 16 bits |

**Format:**

\[
l.lbs \, rD, I(rA)
\]

**Description:**

The offset is sign-extended and added to the contents of general-purpose register \( rA \). The sum represents an effective address. The byte in memory addressed by EA is loaded into the low-order eight bits of general-purpose register \( rD \). High-order bits of general-purpose register \( rD \) are replaced with bit 7 of the loaded value.

**32-bit Implementation:**

\[
EA \leftarrow \text{exts(Immediate)} + rA[31:0]
\]
\[
rD[7:0] \leftarrow (EA)[7:0]
\]
\[
rD[31:8] \leftarrow (EA)[7]
\]

**64-bit Implementation:**

\[
EA \leftarrow \text{exts(Immediate)} + rA[63:0]
\]
\[
rD[7:0] \leftarrow (EA)[7:0]
\]
\[
rD[63:8] \leftarrow (EA)[7]
\]

**Exceptions:**

- TLB miss
- Page fault
- Bus error

---

**Instruction Class**

ORBIS32 I

[www.opencores.org](http://www.opencores.org)  Rev 1.1  64 of 64
1.lbz  Load Byte and Extend with Zero  1.lbz

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>10</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x23</td>
<td>D</td>
<td>A</td>
<td>I</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>16 bits</td>
</tr>
</tbody>
</table>

**Format:**

1.lbz rD,I(rA)

**Description:**

The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The byte in memory addressed by EA is loaded into the low-order eight bits of general-purpose register rD. High-order bits of general-purpose register rD are replaced with zero.

**32-bit Implementation:**

EA <- exts(Immediate) + rA[31:0]
rd[7:0] <- (EA)[7:0]
rd[31:8] <- 0

**64-bit Implementation:**

EA <- exts(Immediate) + rA[63:0]
rd[7:0] <- (EA)[7:0]
rd[63:8] <- 0

**Exceptions:**

TLB miss
Page fault
Bus error
l.ld 

Load Double Word 

32-bit Implementation:
N/A

64-bit Implementation:

EA < exts(Immediate) + rA[63:0]
rD[63:0] < -(EA)[63:0]

Exceptions:
TLB miss
Page fault
Bus error
Alignment

Format:
l.ld rD,I(rA)

Description:
The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The double word in memory addressed by EA is loaded into general-purpose register rD.
l.lhs  Load Half Word and Extend with Sign  l.lhs

<table>
<thead>
<tr>
<th>31</th>
<th></th>
<th></th>
<th>26</th>
<th>25</th>
<th></th>
<th>21</th>
<th>20</th>
<th></th>
<th>16</th>
<th>15</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x26</td>
<td>D</td>
<td>A</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>16bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.lhs rD,I(rA)

**Description:**

The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The half word in memory addressed by EA is loaded into the low-order 16 bits of general-purpose register rD. High-order bits of general-purpose register rD are replaced with bit 15 of the loaded value.

**32-bit Implementation:**

\[
\begin{align*}
EA & = \text{exts(Immediate)} + rA[31:0] \\
rD[15:0] & = (EA)[15:0] \\
rD[31:16] & = (EA)[15]
\end{align*}
\]

**64-bit Implementation:**

\[
\begin{align*}
EA & = \text{exts(Immediate)} + rA[63:0] \\
rD[15:0] & = (EA)[15:0] \\
rD[63:16] & = (EA)[15]
\end{align*}
\]

**Exceptions:**

- TLB miss
- Page fault
- Bus error
- Alignment

Instruction Class
ORBIS32 I
l.lhz  Load Half Word and Extend with Zero  l.lhz

| 31 | 26 | 25 | 21 | 20 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0x25 | D | A | I |

Format:

l.lhz rD,I(rA)

Description:

The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The half word in memory addressed by EA is loaded into the low-order 16 bits of general-purpose register rD. High-order bits of general-purpose register rD are replaced with zero.

32-bit Implementation:

EA <- exts(Immediate) + rA[31:0]
RD[15:0] <- (EA)[15:0]
RD[31:16] <- 0

64-bit Implementation:

EA <- exts(Immediate) + rA[63:0]
RD[15:0] <- (EA)[15:0]
RD[63:16] <- 0

Exceptions:

TLB miss
Page fault
Bus error
Alignment
1.lws  Load Single Word and Extend with Sign  1.lws

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x22</td>
<td>D</td>
<td>A</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>16 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

1.lws rD, I(rA)

Description:

The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The single word in memory addressed by EA is loaded into the low-order 32 bits of general-purpose register rD. High-order bits of general-purpose register rD are replaced with bit 31 of the loaded value.

32-bit Implementation:

EA <- exts(Immediate) + rA[31:0]
rD[31:0] <- (EA)[31:0]

64-bit Implementation:

EA <- exts(Immediate) + rA[63:0]
rD[31:0] <- (EA)[31:0]
rD[63:32] <- (EA)[31]

Exceptions:

TLB miss
Page fault
Bus error
Alignment
**l.lwz  Load Single Word and Extend with Zero  l.lwz**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x21</td>
<td>D</td>
<td>A</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>16bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.lwz rD,I(rA)

**Description:**

The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The single word in memory addressed by EA is loaded into the low-order 32 bits of general-purpose register rD. High-order bits of general-purpose register rD are replaced with zero.

**32-bit Implementation:**

\[
EA < - \text{exts(Immediate)} + rA[31:0] \\
\text{rD}[31:0] < - (EA)[31:0]
\]

**64-bit Implementation:**

\[
EA < - \text{exts(Immediate)} + rA[63:0] \\
\text{rD}[31:0] < - (EA)[31:0] \\
\text{rD}[63:32] < - 0
\]

**Exceptions:**

- TLB miss
- Page fault
- Bus error
- Alignment
l.mac  Multiply Signed and Accumulate  l.mac

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0x31 | reserved | A | B | reserved | opcode 0x1 | 
| 6 bits | 5 bits | 5 bits | 5 bits | 7 bits | 4 bits |

**Format:**

l.mac rA, rB

**Description:**

The contents of general-purpose register rA and the contents of general-purpose register rB are multiplied, and the result is truncated to 32 bits and added to the special-purpose registers MACHI and MACLO. All operands are treated as signed integers.

**32-bit Implementation:**

\[
\text{temp}[31:0] < - rA[31:0] * rB[31:0]
\]

\[
\text{MACHI}[31:0] \text{MACLO}[31:0] < - \text{temp}[31:0] + \text{MACHI}[31:0] \text{MACLO}[31:0]
\]

**64-bit Implementation:**

\[
\text{temp}[31:0] < - rA[63:0] * rB[63:0]
\]

\[
\text{MACHI}[31:0] \text{MACLO}[31:0] < - \text{temp}[31:0] + \text{MACHI}[31:0] \text{MACLO}[31:0]
\]

**Exceptions:**

None
l.maci  Multiply Immediate Signed and Accumulate  l.maci

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x13</td>
<td>I</td>
<td>reserved</td>
<td>B</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

l.maci rB,I

Description:

The immediate value and the contents of general-purpose register rA are multiplied, and the result is truncated to 32 bits and added to the special-purpose registers MACHI and MACLO. All operands are treated as signed integers.

32-bit Implementation:

\[
\begin{align*}
temp[31:0] & \leftarrow - rA[31:0] \times \text{exts(Immediate)} \\
\text{MACHI}[31:0] & \leftarrow \text{MACLO}[31:0] + temp[31:0] \\
\end{align*}
\]

64-bit Implementation:

\[
\begin{align*}
temp[31:0] & \leftarrow - rA[63:0] \times \text{exts(Immediate)} \\
\text{MACHI}[31:0] & \leftarrow \text{MACLO}[31:0] + temp[31:0] \\
\end{align*}
\]

Exceptions:

None
l.macrc  MAC Read and Clear  l.macrc

Format:

l.macrc rD

Description:

Once all instructions in MAC pipeline are completed, the contents of MAC is placed into general-purpose register rD and MAC accumulator is cleared.

32-bit Implementation:

synchronize-mac
rD[31:0] <- MACLO[31:0]
MACLO[31:0], MACHI[31:0] <- 0

64-bit Implementation:

synchronize-mac
rD[63:0] <- MACHI[31:0]MACLO[31:0]
MACLO[31:0], MACHI[31:0] <- 0

Exceptions:

None
l.mfspr  Move From Special-Purpose Register  l.mfspr

Format:

l.mfspr  rD,rA,K

Description:

The contents of the special register, defined by contents of general-purpose rA logically ORed with immediate value, are moved into general-purpose register rD.

32-bit Implementation:

rD[31:0] < - spr(rA OR Immediate)

64-bit Implementation:

rD[63:0] < - spr(rA OR Immediate)

Exceptions:

None
**l.movhi**  
**Move Immediate High**  
**l.movhi**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>10</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x6</td>
<td>D</td>
<td>reserved</td>
<td>opcode 0x0</td>
<td>K</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| 6 bits | 5 bits | 4 bits | 1 bits | 16bits |

**Format:**

l.movhi rD,K

**Description:**

The 16-bit immediate value is zero-extended, shifted left by 16 bits, and placed into general-purpose register rD.

**32-bit Implementation:**

rD[31:0] <- extz(Immediate) << 16

**64-bit Implementation:**

rD[63:0] <- extz(Immediate) << 16

**Exceptions:**

None
l.msb Multiply Signed and Subtract l.msb

<table>
<thead>
<tr>
<th>31</th>
<th>..</th>
<th>26</th>
<th>..</th>
<th>21</th>
<th>..</th>
<th>16</th>
<th>..</th>
<th>11</th>
<th>..</th>
<th>4</th>
<th>..</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x31</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>7 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.msb rA, rB

**Description:**

The contents of general-purpose register rA and the contents of general-purpose register rB are multiplied, and the result is truncated to 32 bits and subtracted from the special-purpose registers MACHI and MACLO. Result of the subtraction is placed into MACHI and MACLO registers. All operands are treated as signed integers.

**32-bit Implementation:**

\[
\text{temp}[31:0] <- rA[31:0] \times rB[31:0]
\]

\[
\text{MACHI}[31:0]\text{MACLO}[31:0] <- \text{MACHI}[31:0]\text{MACLO}[31:0] - \text{temp}[31:0]
\]

**64-bit Implementation:**

\[
\text{temp}[31:0] <- rA[63:0] \times rB[63:0]
\]

\[
\text{MACHI}[31:0]\text{MACLO}[31:0] <- \text{MACHI}[31:0]\text{MACLO}[31:0] - \text{temp}[31:0]
\]

**Exceptions:**

None
l.msync  Memory Syncronization  l.msync

| 31 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | 0 |

**Format:**

l.msync

**Description:**

Execution of the memory synchronization instruction results in completion of all load/store operations before the RISC core continues.

**32-bit Implementation:**

memory-synchronization

**64-bit Implementation:**

memory-synchronization

**Exceptions:**

None
### l.mtspr  Move To Special-Purpose Register  l.mtspr

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>K</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>K</td>
</tr>
<tr>
<td>opcode 0x30</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.mtspr rA,rB,K

**Description:**

The contents of general-purpose register rB are moved into the special register defined by contents of general-purpose register rA logically ORed with the immediate value.

**32-bit Implementation:**

spr(rA OR Immediate) < - rB[31:0]

**64-bit Implementation:**

spr(rA OR Immediate) < - rB[31:0]

**Exceptions:**

None
l.mul Multiply Signed l.mul

<table>
<thead>
<tr>
<th>opcode</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>reserved</th>
<th>opcode</th>
<th>reserved</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x38</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0x3</td>
<td></td>
<td>0x6</td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>1 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td>4 bits</td>
</tr>
</tbody>
</table>

**Format:**

l.mul rD, rA, rB

**Description:**

The contents of general-purpose register rA and the contents of general-purpose register rB are multiplied, and the result is truncated to destination register width and placed into general-purpose register rD. Both operands are treated as signed integers.

**32-bit Implementation:**

\[
\text{rD}[31:0] = - \text{rA}[31:0] \times \text{rB}[31:0]
\]

SR[OV] = - overflow
SR[CY] = - carry

**64-bit Implementation:**

\[
\text{rD}[63:0] = - \text{rA}[63:0] \times \text{rB}[63:0]
\]

SR[OV] = - overflow
SR[CY] = - carry

**Exceptions:**

Range Exception
l.muli

**Multiply Immediate Signed**

l.muli

### Format:

l.muli rD,rA,I

### Description:

The immediate value and the contents of general-purpose register rA are multiplied, and the result is truncated to destination register width and placed into general-purpose register rD.

#### 32-bit Implementation:

\[
rD[31:0] \leftarrow rA[31:0] \times \text{Immediate}
\]

SR[OV] \leftarrow overflow

SR[CY] \leftarrow carry

#### 64-bit Implementation:

\[
rD[63:0] \leftarrow rA[63:0] \times \text{Immediate}
\]

SR[OV] \leftarrow overflow

SR[CY] \leftarrow carry

### Exceptions:

Range Exception
l.mulu  Multiply Unsigned  l.mulu

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x3</td>
<td>reserved</td>
<td>opcode 0xb</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

l.mulu rD,rA,rB

Description:

The contents of general-purpose register rA and the contents of general-purpose register rB are multiplied, and the result is truncated to destination register width and placed into general-purpose register rD. Both operands are treated as unsigned integers.

32-bit Implementation:

\[ rD[31:0] < - rA[31:0] \times rB[31:0] \]
\[ SR[OV] < - overflow \]
\[ SR[CY] < - carry \]

64-bit Implementation:

\[ rD[63:0] < - rA[63:0] \times rB[63:0] \]
\[ SR[OV] < - overflow \]
\[ SR[CY] < - carry \]

Exceptions:

Range Exception
l.nop  

No Operation  

l.nop  

| 31 | ... | ... | 24 | 23 | ... | ... | 16 | 15 | ... | ... | ... | ... | ... | 0 |
|-----------------|---------|---------|
| opcode 0x15     | reserved |         |
| 8 bits          | 8 bits   | 16bits  |

**Format:**

l.nop K

**Description:**

This instruction does not do anything except that it takes at least one clock cycle to complete. It is often used to fill delay slot gaps. Immediate value can be used for simulation purposes.

**32-bit Implementation:**

**64-bit Implementation:**

**Exceptions:**

None
**1.or**  

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x0</td>
<td>reserved</td>
<td>opcode 0x4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>1 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

1.or rD,rA,rB

**Description:**

The contents of general-purpose register rA are combined with the contents of general-purpose register rB in a bit-wise logical OR operation. The result is placed into general-purpose register rD.

**32-bit Implementation:**

rD[31:0] < - rA[31:0] OR rB[31:0]

**64-bit Implementation:**

rD[63:0] < - rA[63:0] OR rB[63:0]

**Exceptions:**

None

Instruction Class
ORBIS32 I

www.opencores.org  
Rev 1.1  
83 of 83
l.ori  Or with Immediate Half Word  l.ori

| 31 |   |   | 25 | 21 | 16 | 15 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 0 |
|----|---|---|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|   |   |   | D  | A  | K  |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 6 bits |   |   | 5 bits |   | 5 bits | 16 bits |

**Format:**

l.ori rD, rA, K

**Description:**

The immediate value is zero-extended and combined with the contents of general-purpose register rA in a bit-wise logical OR operation. The result is placed into general-purpose register rD.

**32-bit Implementation:**

rD[31:0] < - rA[31:0] OR extz(Immediate)

**64-bit Implementation:**

rD[63:0] < - rA[63:0] OR extz(Immediate)

**Exceptions:**

None
l.psycn   Pipeline Synchronization   l.psycn

| 31 | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | . | 0 |
|     |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| opcode 0x22800000 |

32bits

Format:

l.psycn

Description:

Execution of pipeline synchronization instruction results in completion of all instructions that were fetched before l.psycn instruction. Once all instructions are completed, instructions fetched after l.psycn are flushed from the pipeline and fetched again.

32-bit Implementation:

pipeline-synchronization

64-bit Implementation:

pipeline-synchronization

Exceptions:

None
l.rfe  
Return From Exception  
l.rfe

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x9</td>
<td>reserved</td>
<td>6 bits</td>
</tr>
<tr>
<td>26bits</td>
<td>26bits</td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.rfe

**Description:**

Execution of this instruction partially restores the state of the processor prior to the exception. This instruction does not have a delay slot.

**32-bit Implementation:**

PC  <  -  EPCR  
SR  <  -  ESR

**64-bit Implementation:**

PC  <  -  EPCR  
SR  <  -  ESR

**Exceptions:**

None

Instruction Class  
ORBIS32 I

www.opencores.org  
Rev 1.1  
86 of 86
l.ror  Rotate Right  l.ror

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x3</td>
<td>reserved</td>
<td>opcode 0x8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>1 bits</td>
<td>4 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

l.ror rD,rA,rB

Description:

General-purpose register rB specifies the number of bit positions; the contents of general-purpose register rA are rotated right. The result is written into general-purpose register rD. In 32-bit implementations bit 5 of rB is ignored.

32-bit Implementation:

\[
\begin{align*}
    rD[31-rB[4:0]:0] & \leftarrow rA[31:rB] \\
    rD[31:32-rB[4:0]] & \leftarrow rA[rB[4:0]-1:0]
\end{align*}
\]

64-bit Implementation:

\[
\begin{align*}
    rD[63-rB[5:0]:0] & \leftarrow rA[63:rB] \\
    rD[63:64-rB[5:0]] & \leftarrow rA[rB[5:0]-1:0]
\end{align*}
\]

Exceptions:

None
### l.rori  
**Rotate Right with Immediate**

#### Format:

\[ l.rori \ rD, rA, L \]

#### Description:

The 6-bit immediate value specifies the number of bit positions; the contents of general-purpose register \( rA \) are rotated right. The result is written into general-purpose register \( rD \). In 32-bit implementations bit 5 of immediate is ignored.

**32-bit Implementation:**

\[
\begin{align*}
    rD[31:32-L] &\leftarrow rA[L-1:0]
\end{align*}
\]

**64-bit Implementation:**

\[
\begin{align*}
    rD[63:64-L] &\leftarrow rA[L-1:0]
\end{align*}
\]

#### Exceptions:

None
**l.sb**

**Store Byte**

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>21</th>
<th>20</th>
<th>...</th>
<th>16</th>
<th>15</th>
<th>...</th>
<th>11</th>
<th>10</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x36</td>
<td>I</td>
<td>A</td>
<td>B</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\[
l . sb \ I(rA),rB
\]

**Description:**

The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The low-order 8 bits of general-purpose register rB are stored to memory location addressed by EA.

**32-bit Implementation:**

\[
EA < - \text{exts(Immediate)} + rA[31:0] \\
(EA)[7:0] < - rB[7:0]
\]

**64-bit Implementation:**

\[
EA < - \text{exts(Immediate)} + rA[63:0] \\
(EA)[7:0] < - rB[7:0]
\]

**Exceptions:**

- TLB miss
- Page fault
- Bus error

---

Instruction Class

ORBIS32 I

[OpenCores OpenRISC 1000 Architecture Manual | July 13, 2004](www.opencores.org)
l.sd  

**Store Double Word**  
l.sd

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>5</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x34</td>
<td>I</td>
<td>A</td>
<td>B</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.sd I(rA),rB

**Description:**

The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The double word in general-purpose register rB is stored to memory location addressed by EA.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

EA < - exts(Immediate) + rA[63:0]

(3A) [63:0] < - rB[63:0]

**Exceptions:**

TLB miss
Page fault
Bus error
Alignment
### l.sfeq  Set Flag if Equal  l.sfeq

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x720</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\[ \text{l.sfeq } \text{rA, rB} \]

**Description:**

The contents of general-purpose registers rA and rB are compared. If the contents are equal, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

\[ \text{SR}[F] < - rA[31:0] == rB[31:0] \]

**64-bit Implementation:**


**Exceptions:**

None
**l.sfeqi**  
Set Flag if Equal Immediate  

| 31 | . | . | . | . | . | . | . | 21 | 20 | . | . | . | 16 | . | . | . | . | . | . | . | . | 0 |
|----|---|---|---|---|---|---|---|----|----|---|---|---|----|---|---|---|---|---|---|---|---|---|---|---|---|
| opcode 0x5e0 | A | I |
| 11 bits | 5 bits | 16 bits |

**Format:**

\[ \text{l.sfeqi } rA, I \]

**Description:**

The contents of general-purpose register \( rA \) and the sign-extended immediate value are compared. If the two values are equal, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

\[ \text{SR}[F] < - rA[31:0] == \text{exts}(\text{Immediate}) \]

**64-bit Implementation:**

\[ \text{SR}[F] < - rA[63:0] == \text{exts}(\text{Immediate}) \]

**Exceptions:**

None
1.sfges  Set Flag if Greater or Equal Than Signed  1.sfges

| 31 | . | . | . | . | . | . | 21 | 20 | . | . | 16 | 15 | . | . | 11 | 10 | . | . | . | . | . | . | . | . | 0 |
|----|---|---|---|---|---|---|----|----|---|---|----|----|---|---|----|----|---|---|---|---|---|---|---|---|---|---|
| opcode 0x72b | A | B | reserved |
| 11 bits | 5 bits | 5 bits | 11 bits |

**Format:**

1.sfges rA,rB

**Description:**

The contents of general-purpose registers rA and rB are compared as signed integers. If the contents of the first register are greater than or equal to the contents of the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
Set Flag if Greater or Equal Than Immediate Signed

<table>
<thead>
<tr>
<th>31</th>
<th>11 bits</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>16 bits</th>
<th>0</th>
<th>1</th>
<th>5 bits</th>
<th>16bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x5eb</td>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

l.sfgesi rA, I

Description:
The contents of general-purpose register rA and the sign-extended immediate value are compared as signed integers. If the contents of the first register are greater than or equal to the immediate value the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:

64-bit Implementation:

Exceptions:
None
l.sfgeu  
Set Flag if Greater or Equal Than Unsigned  
l.sfgeu

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x723</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`l.sfgeu rA, rB`

**Description:**

The contents of general-purpose registers `rA` and `rB` are compared as unsigned integers. If the contents of the first register are greater than or equal to the contents of the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

\[ \text{SR}[F] < - rA[31:0] >= rB[31:0] \]

**64-bit Implementation:**


**Exceptions:**

None
l.sfgeui  Set Flag if Greater or Equal Than Immediate Unsigned  l.sfgeui

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>opcode 0x5e3</td>
</tr>
<tr>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A</td>
<td></td>
<td></td>
<td>I</td>
<td>5 bits</td>
</tr>
<tr>
<td>16 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16 bits</td>
</tr>
</tbody>
</table>

**Format:**

l.sfgeui rA, I

**Description:**

The contents of general-purpose register rA and the zero-extended immediate value are compared as unsigned integers. If the contents of the first register are greater than or equal to the immediate value the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

SR[F] < - rA[31:0] >= extz(Immediate)

**64-bit Implementation:**

SR[F] < - rA[63:0] >= extz(Immediate)

**Exceptions:**

None

Instruction Class

ORBIS32 II

www.opencores.org  Rev 1.1  96 of 96
Set Flag if Greater Than Signed

Format:

l.sfgts rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as signed integers. If the contents of the first register are greater than the contents of the second register, the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:


64-bit Implementation:


Exceptions:

None
### l.sfgtsi

**Set Flag if Greater Than Immediate Signed**

#### Format:

\[ l.sfgtsi \text{ } rA,I \]

#### Description:

The contents of general-purpose register \( rA \) and the sign-extended immediate value are compared as signed integers. If the contents of the first register are greater than the immediate value the compare flag is set; otherwise the compare flag is cleared.

#### 32-bit Implementation:

\[ SR[F] \leftarrow rA[31:0] > \text{exts(Immediate)} \]

#### 64-bit Implementation:

\[ SR[F] \leftarrow rA[63:0] > \text{exts(Immediate)} \]

#### Exceptions:

None
l.sfgtu Set Flag if Greater Than Unsigned l.sfgtu

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 21 | 20 | 19 | 18 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0x722 | A | B | reserved | 11 bits | 5 bits | 5 bits | 11 bits |

**Format:**

l.sfgtu rA,rB

**Description:**

The contents of general-purpose registers rA and rB are compared as unsigned integers. If the contents of the first register are greater than the contents of the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None

Instruction Class
ORBIS32 I

www.opencores.org Rev 1.1 99 of 99
l.sfgtui  Set Flag if Greater Than Immediate
Unsigned  l.sfgtui

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

<table>
<thead>
<tr>
<th>32-bit Implementation:</th>
</tr>
</thead>
<tbody>
<tr>
<td>SR[F] &lt;- rA[31:0] &gt; extz(Immediate)</td>
</tr>
</tbody>
</table>

64-bit Implementation:

| SR[F] <- rA[63:0] > extz(Immediate) |

Exceptions:

None
l.sfles  Set Flag if Less or Equal Than Signed  l.sfles

<table>
<thead>
<tr>
<th>31</th>
<th>. . . . . . . . 21</th>
<th>20</th>
<th>. .</th>
<th>16</th>
<th>. .</th>
<th>11</th>
<th>10</th>
<th>. . . . . . . . . 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x72d</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.sfles rA, rB

**Description:**

The contents of general-purpose registers rA and rB are compared as signed integers. If the contents of the first register are less than or equal to the contents of the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
**Format:**

\[ l.sflesi \text{ rA, I} \]

**Description:**

The contents of general-purpose register rA and the sign-extended immediate value are compared as signed integers. If the contents of the first register are less than or equal to the immediate value the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

\[ SR[F] < - rA[31:0] \leq \text{ exts(Immediate)} \]

**64-bit Implementation:**

\[ SR[F] < - rA[63:0] \leq \text{ exts(Immediate)} \]

**Exceptions:**

None
1.sfleu  Set Flag if Less or Equal Than Unsigned  1.sfleu

<table>
<thead>
<tr>
<th>31</th>
<th>20</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>11 bits</th>
<th>5 bits</th>
<th>5 bits</th>
<th>11 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x725</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

1.sfleu rA,rB

**Description:**

The contents of general-purpose registers rA and rB are compared as unsigned integers. If the contents of the first register are less than or equal to the contents of the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
Set Flag if Less or Equal Than Immediate

Unsigned

Format:

l.sfleui rA,I

Description:

The contents of general-purpose register rA and the zero-extended immediate value are compared as unsigned integers. If the contents of the first register are less than or equal to the immediate value the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:

SR[F] <- rA[31:0] <= extz(Immediate)

64-bit Implementation:

SR[F] <- rA[63:0] <= extz(Immediate)

Exceptions:

None
l.sflts Set Flag if Less Than Signed l.sflts

<table>
<thead>
<tr>
<th>31</th>
<th>·</th>
<th>·</th>
<th>·</th>
<th>·</th>
<th>·</th>
<th>·</th>
<th>21</th>
<th>20</th>
<th>·</th>
<th>·</th>
<th>16</th>
<th>15</th>
<th>·</th>
<th>·</th>
<th>11</th>
<th>10</th>
<th>·</th>
<th>·</th>
<th>·</th>
<th>·</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x72c</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.sflts rA,rB

**Description:**
The contents of general-purpose registers rA and rB are compared as signed integers. If the contents of the first register are less than the contents of the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
**l.sfltsi**  Set Flag if Less Than Immediate Signed  **l.sfltsi**

| 31 | . | . | . | . | . | . | . | . | . | 21 | 20 | . | . | 16 | 15 | . | . | . | . | . | . | . | . | . | . | . | 0 |
|----|---|---|---|---|---|---|---|---|---|----|----|---|---|----|----|---|---|---|---|---|---|---|---|---|---|
| opcode 0x5ec | A | I |
| 11 bits | 5 bits | 16bits |

**Format:**

\[
l.sfltsi \ rA, I
\]

**Description:**

The contents of general-purpose register rA and the sign-extended immediate value are compared as signed integers. If the contents of the first register are less than the immediate value the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

\[
\]

**64-bit Implementation:**

\[
\]

**Exceptions:**

None
**l.sfltu**  
**Set Flag if Less Than Unsigned**  
**l.sfltu**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0x724 | A | B | reserved |
| 11 bits | 5 bits | 5 bits | 11 bits |

**Format:**

\[ l.sfltu \ rA, rB \]

**Description:**

The contents of general-purpose registers \( rA \) and \( rB \) are compared as unsigned integers. If the contents of the first register are less than the contents of the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
**lsfltui Set Flag if Less Than Immediate Unsigned lsfltui**

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x5e4</td>
<td>A</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 bits</td>
<td>5 bits</td>
<td>16bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lsfltui rA,I`

**Description:**

The contents of general-purpose register rA and the zero-extended immediate value are compared as unsigned integers. If the contents of the first register are less than the immediate value the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

`SR[F] < - rA[31:0] < extz(Immediate)`

**64-bit Implementation:**

`SR[F] < - rA[63:0] < extz(Immediate)`

**Exceptions:**

None
### l.sfne

**Set Flag if Not Equal**

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>21</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>11</th>
<th>...</th>
<th>10</th>
<th>...</th>
<th>...</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x721</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`l.sfne rA, rB`

**Description:**

The contents of general-purpose registers `rA` and `rB` are compared. If the contents are not equal, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
l.sfnei  Set Flag if Not Equal Immediate  l.sfnei

<table>
<thead>
<tr>
<th>31</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>15</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>opcode 0x5e1</td>
<td>A</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 bits</td>
<td>5 bits</td>
<td>16bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.sfnei rA, I

**Description:**

The contents of general-purpose register rA and the sign-extended immediate value are compared. If the two values are not equal, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
**l.sh**  
*Store Half Word*  

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>25</th>
<th>. . .</th>
<th>21</th>
<th>20</th>
<th>15</th>
<th>10</th>
<th>. . .</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x37</td>
<td>I</td>
<td>A</td>
<td>B</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>11 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\[ l.sh \ I(rA),rB \]

**Description:**

The offset is sign-extended and added to the contents of general-purpose register \( rA \). The sum represents an effective address. The low-order 16 bits of general-purpose register \( rB \) are stored to memory location addressed by EA.

**32-bit Implementation:**

\[
\begin{align*}
EA & \leftarrow \text{exts(Immediate)} + rA[31:0] \\
(\text{EA})[15:0] & \leftarrow rB[15:0]
\end{align*}
\]

**64-bit Implementation:**

\[
\begin{align*}
EA & \leftarrow \text{exts(Immediate)} + rA[63:0] \\
(\text{EA})[15:0] & \leftarrow rB[15:0]
\end{align*}
\]

**Exceptions:**

- TLB miss
- Page fault
- Bus error
- Alignment
l.sll

**Shift Left Logical**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>6</th>
<th>5</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x0</td>
<td>reserved</td>
<td>opcode 0x8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>1 bits</td>
<td>4 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.sll rD, rA, rB

**Description:**

General-purpose register rB specifies the number of bit positions; the contents of general-purpose register rA are shifted left, inserting zeros into the low-order bits. The result is written into general-purpose rD. In 32-bit implementations bit 5 of rB is ignored.

**32-bit Implementation:**

rD[31:rB[4:0]] < - rA[31-rB[4:0]:0]

rD[rB[4:0]-1:0] < - 0

**64-bit Implementation:**

rD[63:rB[5:0]] < - rA[63-rB[5:0]:0]

rD[rB[5:0]-1:0] < - 0

**Exceptions:**

None
l.slli  Shift Left Logical with Immediate  l.slli

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>.</th>
<th>.</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>6</th>
<th>5</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x2e</td>
<td>D</td>
<td>A</td>
<td>reserved</td>
<td>opcode 0x0</td>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| 6 bits | 5 bits | 5 bits | 8 bits | 2 bits | 6 bits |

**Format:**

l.slli rD, rA, L

**Description:**

The immediate value specifies the number of bit positions; the contents of general-purpose register rA are shifted left, inserting zeros into the low-order bits. The result is written into general-purpose register rD. In 32-bit implementations bit 5 of immediate is ignored.

**32-bit Implementation:**

rD[31:L] <- rA[31-L:0]
rD[L-1:0] <- 0

**64-bit Implementation:**

rD[63:L] <- rA[63-L:0]
rD[L-1:0] <- 0

**Exceptions:**

None

Instruction Class
ORBIS32 I

www.opencores.org  Rev 1.1  113 of 113
l.sra  Shift Right Arithmetic  l.sra

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x2</td>
<td>reserved</td>
<td>opcode 0x8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>1 bits</td>
<td>4 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

l.sra rD,rA,rB

Description:

General-purpose register rB specifies the number of bit positions; the contents of general-purpose register rA are shifted right, sign-extending the high-order bits. The result is written into general-purpose register rD. In 32-bit implementations bit 5 of rB is ignored.

32-bit Implementation:

\[ rD[31-rB[4:0]:0] \leftarrow rA[31:rB[4:0]] \]
\[ rD[31:32-rB[4:0]] \leftarrow rA[31] \]

64-bit Implementation:

\[ rD[63-rB[5:0]:0] \leftarrow rA[63:rB[5:0]] \]
\[ rD[63:64-rB[5:0]] \leftarrow rA[63] \]

Exceptions:

None
l.srai  Shift Right Arithmetic with Immediate  l.srai

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>20</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x2e</td>
<td>D</td>
<td>A</td>
<td>reserved</td>
<td>opcode 0x2</td>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>8 bits</td>
<td>2 bits</td>
<td>6 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.srai rD,rA,L

**Description:**

The 6-bit immediate value specifies the number of bit positions; the contents of general-purpose register rA are shifted right, sign-extending the high-order bits. The result is written into general-purpose register rD. In 32-bit implementations bit 5 of immediate is ignored.

**32-bit Implementation:**

\[
\begin{align*}
    rD[31-L:0] & \leftarrow rA[31:L] \\
    rD[31:32-L] & \leftarrow rA[31]
\end{align*}
\]

**64-bit Implementation:**

\[
\begin{align*}
    rD[63-L:0] & \leftarrow rA[63:L] \\
    rD[63:64-L] & \leftarrow rA[63]
\end{align*}
\]

**Exceptions:**

None
### l.srl

**Shift Right Logical**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x1</td>
<td>reserved</td>
<td>opcode 0x8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>1 bits</td>
<td>4 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

l.srl rD, rA, rB

**Description:**

General-purpose register rB specifies the number of bit positions; the contents of general-purpose register rA are shifted right, inserting zeros into the high-order bits. The result is written into general-purpose register rD. In 32-bit implementations bit 5 of rB is ignored.

**32-bit Implementation:**

rD[31-rB[4:0]:0] <- rA[31:rB[4:0]]
rD[31:32-rB[4:0]] <- 0

**64-bit Implementation:**

rD[63:64-rB[5:0]] <- 0

**Exceptions:**

None
**l.srli**  
Shift Right Logical with Immediate  

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x2e</td>
<td>D</td>
<td>A</td>
<td>reserved</td>
<td>opcode 0x1</td>
<td>L</td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`l.srli rD, rA, L`

**Description:**

The 6-bit immediate value specifies the number of bit positions; the contents of general-purpose register `rA` are shifted right, inserting zeros into the high-order bits. The result is written into general-purpose register `rD`. In 32-bit implementations bit 5 of immediate is ignored.

**32-bit Implementation:**

\[
\begin{align*}
rD[31:32-L] & = 0
\end{align*}
\]

**64-bit Implementation:**

\[
\begin{align*}
rD[63:64-L] & = 0
\end{align*}
\]

**Exceptions:**

None

---

Instruction Class  
ORBIS32 I
l.sub  Subtract Signed  l.sub

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x38</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x0</td>
<td>reserved</td>
<td>opcode 0x2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>1 bits</td>
<td>2 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

l.sub rD,rA,rB

Description:

The contents of general-purpose register rB are subtracted from the contents of general-purpose register rA to form the result. The result is placed into general-purpose register rD. This instruction does not change carry SR[CY] flag.

32-bit Implementation:

SR[CY] < - carry
SR[OV] < - overflow

64-bit Implementation:

SR[CY] < - carry
SR[OV] < - overflow

Exceptions:

Range Exception

Instruction Class
ORBIS32 I

www.opencores.org  Rev 1.1  118 of 118
l.sw Store Single Word

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>21</th>
<th>20</th>
<th>...</th>
<th>15</th>
<th>14</th>
<th>...</th>
<th>11</th>
<th>10</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x35</td>
<td>I</td>
<td>A</td>
<td>B</td>
<td>I</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6 bits 5 bits 5 bits 5 bits 11 bits

**Format:**

l.sw I(rA),rB

**Description:**

The offset is sign-extended and added to the contents of general-purpose register rA. The sum represents an effective address. The low-order 32 bits of general-purpose register rB are stored to memory location addressed by EA.

**32-bit Implementation:**

EA < - exts(Immediate) + rA[31:0]
(EA)[31:0] < - rB[31:0]

**64-bit Implementation:**

EA < - exts(Immediate) + rA[63:0]
(EA)[31:0] < - rB[31:0]

**Exceptions:**

TLB miss
Page fault
Bus error
Alignment
### l.sys System Call l.sys

| 31 | . | . | . | . | . | . | . | . | 16 | . | . | . | . | . | . | . | . | 0 |
|----------------|---|---|---|---|---|---|---|---|----|---|---|---|---|---|---|---|---|---|---|
| opcode 0x2000 |   |   |   |   |   |   |   |   |    |   |   |   |   |   |   |   |   |   | K |
| 16 bits       |   |   |   |   |   |   |   |   |    |   |   |   |   |   |   |   |   |   | 16 bits |

**Format:**

l.sys K

**Description:**

Execution of the system call instruction results in the system call exception. The system calls exception is a request to the operating system to provide operating system services. The immediate value can be used to specify which system service is requested, alternatively a GPR defined by the ABI can be used to specify system service.

**32-bit Implementation:**

system-call-exception(K)

**64-bit Implementation:**

system-call-exception(K)

**Exceptions:**

System Call

---

Instruction Class
ORBIS32 I
### l.trap  Trap  i.trap

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | opcode 0x2100 |    |    |    |    |    | K |    |    |    |    |    |    |    |   |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | 16 bits |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | 16bits |

**Format:**

\[ \text{l.trap } K \]

**Description:**

Execution of trap instruction results in the trap exception if specified bit in SR is set. Trap exception is a request to the operating system or to the debug facility to execute certain debug services. Immediate value is used to select which SR bit is tested by trap instruction.

**32-bit Implementation:**

\[ \text{if SR[K] = 1 then trap-exception()} \]

**64-bit Implementation:**

\[ \text{if SR[K] = 1 then trap-exception()} \]

**Exceptions:**

Trap exception

Instruction Class
ORBIS32 II

www.opencores.org  Rev 1.1  121 of 121
**l.xor**  
*Exclusive Or*  
**l.xor**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0x38 | D | A | B | reserved | opcode 0x0 | reserved | opcode 0x5 |
| 6 bits | 5 bits | 5 bits | 5 bits | 1 bits | 2 bits | 4 bits | 4 bits |

**Format:**

l.xor rD,rA,rB

**Description:**

The contents of general-purpose register rA are combined with the contents of general-purpose register rB in a bit-wise logical XOR operation. The result is placed into general-purpose register rD.

**32-bit Implementation:**

rD[31:0] < - rA[31:0] XOR rB[31:0]

**64-bit Implementation:**


**Exceptions:**

None
l.xori  Exclusive Or with Immediate Half Word  l.xori

Format:

l.xori rD,rA,I

Description:

The immediate value is sign-extended and combined with the contents of general-purpose register rA in a bit-wise logical XOR operation. The result is placed into general-purpose register rD.

32-bit Implementation:

rD[31:0] < - rA[31:0] XOR exts(Immediate)

64-bit Implementation:

rD[63:0] < - rA[63:0] XOR exts(Immediate)

Exceptions:

None
**lf.add.d  Add Floating-Point Double-Precision  lf.add.d**

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lf.add.d rD,rA,rB`

**Description:**

The contents of general-purpose register rA are added to the contents of general-purpose register rB to form the result. The result is placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

Floating Point
lf.add.s  Add Floating-Point Single-Precision  lf.add.s

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

lf.add.s rD,rA,rB

**Description:**

The contents of general-purpose register rA are added to the contents of general-purpose register rB to form the result. The result is placed into general-purpose register rD.

**32-bit Implementation:**

rD[31:0] < - rA[31:0] + rB[31:0]

**64-bit Implementation:**

rD[31:0] < - rA[31:0] + rB[31:0]
rD[63:32] < - 0

**Exceptions:**

Floating Point
lf.cust1.d    Reserved for ORFPX64 Custom Instructions    lf.cust1.d

<table>
<thead>
<tr>
<th>31</th>
<th>..</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0xe</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lf.cust1.d rA, rB`

**Description:**

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but instead by the implementation itself.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

N/A

**Exceptions:**

N/A

Instruction Class

ORFPX64 II

www.opencores.org    Rev 1.1    126 of 126
**lf.cust1.s**  
**Reserved for ORFPX32 Custom Instructions**  

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 31 | . | . | . | 26 | 25 | . | . | 21 | 20 | . | . | 16 | 15 | . | . | 11 | 10 | . | . | 8 | 7 | . | . | 4 | 3 | . | 0 |
| opcode 0x32 | reserved | A | B | reserved | opcode 0xd | reserved |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 4 bits | 4 bits |

**Format:**

lf.cust1.s rA,rB

**Description:**

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but instead by the implementation itself.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

N/A

**Exceptions:**

N/A
lf.div.d  Divide Floating-Point Double-Precision  lf.div.d

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

*lf.div.d rD, rA, rB*

**Description:**

The contents of general-purpose register rA are divided by the contents of general-purpose register rB to form the result. The result is placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

Floating Point
lf.div.s  Divide Floating-Point Single-Precision  lf.div.s

| 31 |   |   | 26 | 25 |   | 21 | 20 |   | 16 |   | 11 |   | 10 |   | 8 | 7 |   | 0 |
|----|---|---|----|----|---|----|----|---|----|---|----|---|----|---|---|---|---|
| opcode 0x32 | D | A | B | reserved | opcode 0x3 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

Format:

lf.div.s rD, rA, rB

Description:

The contents of general-purpose register rA are divided by the contents of general-purpose register rB to form the result. The result is placed into general-purpose register rD.

32-bit Implementation:

rD[31:0] = rA[31:0] / rB[31:0]

64-bit Implementation:

rD[31:0] = rA[31:0] / rB[31:0]
rD[63:32] = 0

Exceptions:

Floating Point
**lf.ftoi.d**  
Floating-Point Double-Precision To Integer  
**lf.ftoi.d**

| 31 | . | . | 26 | . | . | 21 | . | . | 16 | . | . | 11 | 10 | . | . | . | . | 8 | 7 | . | . | . | 0 |
|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|---|---|---|---|---|---|---|---|---|---|---|
| opcode 0x32 | D | A | opcode 0x0 | reserved | opcode 0x15 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

`lf.ftoi.d` `rD,rA`

**Description:**

The contents of general-purpose register `rA` are converted to an integer and stored in general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

`rD[63:0] <- ftoi(rA[63:0])`

**Exceptions:**

Floating Point
**lf.ftoi.s**  
**Floating-Point Single-Precision To Integer**  

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Range</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opcode</td>
<td>0x32</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>5 bits</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>5 bits</td>
<td></td>
</tr>
<tr>
<td>Opcode</td>
<td>0x0</td>
<td>Reserved</td>
</tr>
<tr>
<td>Reserved</td>
<td>3 bits</td>
<td></td>
</tr>
<tr>
<td>Opcode</td>
<td>0x5</td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lf.ftoi.s rD,rA`

**Description:**

The contents of general-purpose register `rA` are converted to an integer and stored into general-purpose register `rD`.

**32-bit Implementation:**

\[ rD[31:0] < - ftoi(rA[31:0]) \]

**64-bit Implementation:**

\[ rD[31:0] < - ftoi(rA[31:0]) \]

\[ rD[63:32] < - 0 \]

**Exceptions:**

Floating Point

---

**Instruction Class**

ORFPX32 I

---

[www.opencores.org](http://www.opencores.org)  
Rev 1.1  
131 of 331
If itof.d Integer To Floating-Point Double-Precision

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>D</td>
<td>A</td>
<td>opcode 0x0</td>
<td>reserved</td>
<td>opcode 0x14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

if.itof.d rD,rA

Description:

The contents of general-purpose register rA are converted to a double-precision floating-point number and stored in general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

rD[63:0] <- itof(rA[63:0])

Exceptions:

Floating Point
If itof.s Integer To Floating-Point Single-Precision

Format:

If itof.s rD, rA

Description:

The contents of general-purpose register rA are converted to a single-precision floating-point number and stored into general-purpose register rD.

32-bit Implementation:

rD[31:0] <- itof(rA[31:0])

64-bit Implementation:

rD[31:0] <- itof(rA[31:0])
rD[63:32] <- 0

Exceptions:

Floating Point

Instruction Class
ORFPX32 I

www.opencores.org

Rev 1.1

133 of 133
lf.madd.d  Multiply and Add Floating-Point Double-Precision  lf.madd.d

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x17</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lf.madd.d  rD,rA,rB

Description:
The contents of general-purpose register rA are multiplied by the contents of general-purpose register rB, and added to special-purpose register FPMADDLO/FPMADDHI.

32-bit Implementation:
N/A

64-bit Implementation:

Exceptions:
Floating Point
**lf.madd.s**  
**Multiply and Add Floating-Point**  
**Single-Precision**  

| 31 | . | . | 26 | . | . | 21 | . | . | 16 | . | . | 11 | . | . | 10 | . | . | 8 | 7 | . | . | . | . | 0 |
|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|---|---|---|---|---|---|
| opcode 0x32 | D | A | B | reserved | opcode 0x7 | 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

lf.madd.s rD,rA,rB

**Description:**

The contents of general-purpose register rA are multiplied by the contents of general-purpose register rB, and added to special-purpose register FPMADDLO/FPMADDHI.

**32-bit Implementation:**

FPMADDHI[31:0]FPMADDLO[31:0]

**64-bit Implementation:**

FPMADDHI[31:0]FPMADDLO[31:0]  
FPMADDHI <- 0  
FPMADDLO <- 0

**Exceptions:**

Floating Point

---

Instruction Class  
ORFPX32 II

www.opencores.org  
Rev 1.1  
135 of 135
Multiply Floating-Point Double-Precision

lf.mul.d

| 31 | . . . | 26 | 25 | . . . | 21 | . . . | 16 | . . . | 11 | . . | 10 | . | 8 | 7 | . . . | . | . | 0 |
| opcode 0x32 | D | A | B | reserved | opcode 0x12 | 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

Format:

lf.mul.d rD, rA, rB

Description:

The contents of general-purpose register rA are multiplied by the contents of general-purpose register rB to form the result. The result is placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

rD[63:0] <- rA[63:0] * rB[63:0]

Exceptions:

Floating Point
lf.mul.s Multiply Floating-Point Single-Precision lf.mul.s

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x2</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
</tr>
</tbody>
</table>

**Format:**

lf.mul.s rD, rA, rB

**Description:**

The contents of general-purpose register rA are multiplied by the contents of general-purpose register rB to form the result. The result is placed into general-purpose register rD.

**32-bit Implementation:**

\[ rD[31:0] = rA[31:0] \times rB[31:0] \]

**64-bit Implementation:**

\[ rD[31:0] = rA[31:0] \times rB[31:0] \]
\[ rD[63:32] = 0 \]

**Exceptions:**

Floating Point
**lf.rem.d**  
**Remainder Floating-Point Double-Precision**  

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lf.rem.d rD, rA, rB`

**Description:**

The contents of general-purpose register rA are divided by the contents of general-purpose register rB, and remainder is used as the result. The result is placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

`rD[63:0] < - rA[63:0] % rB[63:0]`

**Exceptions:**

Floating Point
lf.rem.s  

Remainder Floating-Point Single-Precision  

lf.rem.s

<table>
<thead>
<tr>
<th>opcode 0x32</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>reserved</th>
<th>opcode 0x6</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
</tr>
</tbody>
</table>

**Format:**

lf.rem.s rD,rA,rB

**Description:**

The contents of general-purpose register rA are divided by the contents of general-purpose register rB, and remainder is used as the result. The result is placed into general-purpose register rD.

**32-bit Implementation:**

\[ rD[31:0] < - rA[31:0] \mod rB[31:0] \]

**64-bit Implementation:**

\[ rD[31:0] < - rA[31:0] \mod rB[31:0] \]
\[ rD[63:32] < - 0 \]

**Exceptions:**

Floating Point
lf.sfeq.d Set Flag if Equal Floating-Point Double-Precision lf.sfeq.d

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lf.sfeq.d rA,rB

Description:

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the two registers are equal, the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:

N/A

64-bit Implementation:


Exceptions:

None
lf.sfeq.s  Set Flag if Equal Floating-Point Single-Precision  lf.sfeq.s

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lf.sfeq.s rA,rB

Description:

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the two registers are equal, the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:


64-bit Implementation:


Exceptions:

None
**lf.sfge.d**  Set Flag if Greater or Equal Than Floating-Point Double-Precision  **lf.sfge.d**

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>21</th>
<th>20</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>11</th>
<th>10</th>
<th>...</th>
<th>8</th>
<th>7</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x1b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lf.sfge.d rA,rB`

**Description:**

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the first register is greater than or equal to the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

None
lf.sfge.s  Set Flag if Greater or Equal Than Floating-Point Single-Precision  lf.sfge.s

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>...</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0xb</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

lf.sfge.s rA, rB

**Description:**

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the first register is greater than or equal to the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None

Instruction Class
ORFPX32 I

www.opencores.org  Rev 1.1  143 of 143
Set Flag if Greater Than Floating-Point Double-Precision

lf.sfgt.d

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>25</th>
<th>. . .</th>
<th>23</th>
<th>21</th>
<th>. . .</th>
<th>16</th>
<th>15</th>
<th>. . .</th>
<th>11</th>
<th>10</th>
<th>. . .</th>
<th>8</th>
<th>7</th>
<th>. . .</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x1a</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

lf.sfgt.d rA,rB

**Description:**

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the first register is greater than the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

None

Instruction Class

ORFPX64 I
lf.sfgt.s  Set Flag if Greater Than Floating-Point Single-Precision  lf.sfgt.s

31 . . . . 26 25 . . . . 21 20 . . . . 16 15 . . . . 11 10 . . . . 8 . . . . . . . . 0

| opcode 0x32 | reserved | A | B | reserved | opcode 0xa |
| 6 bits      | 5 bits   | 5 bits | 5 bits | 3 bits | 8 bits    |

**Format:**

lf.sfgt.s  rA,rB

**Description:**

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the first register is greater than the second register, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
Set Flag if Less or Equal Than Floating-Point Double-Precision

lf.sfle.d rA, rB

Description:

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the first register is less than or equal to the second register, the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:

N/A

64-bit Implementation:


Exceptions:

None
Set Flag if Less or Equal Than Floating-Point Single-Precision

lf.sfle.s

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0xd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lf.sfle.s rA,rB

Description:

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the first register is less than or equal to the second register, the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:


64-bit Implementation:


Exceptions:

None
**lf.sflt.d**

**Set Flag if Less Than Floating-Point Double-Precision**

### Format:

\[
\text{lf.sflt.d } rA, rB
\]

### Description:

The contents of general-purpose register \( rA \) and the contents of general-purpose register \( rB \) are compared. If the first register is less than the second register, the compare flag is set; otherwise the compare flag is cleared.

### 32-bit Implementation:

N/A

### 64-bit Implementation:

\[
\]

### Exceptions:

None

---

Instruction Class

ORFPX64 I

www.opencores.org

Rev 1.1

148 of 148
lf.sflt.s  

Set Flag if Less Than Floating-Point  
Single-Precision  

lf.sflt.s

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0xc</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lf.sflt.s rA,rB

Description:

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the first register is less than the second register, the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:


64-bit Implementation:


Exceptions:

None
lf.sfne.d Set Flag if Not Equal Floating-Point Double-Precision

Format:

lf.sfne.d rA,rB

Description:
The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the two registers are not equal, the compare flag is set; otherwise the compare flag is cleared.

32-bit Implementation:
N/A

64-bit Implementation:

Exceptions:
None

Instruction Class
ORFPX64 I
lf.sfne.s  **Set Flag if Not Equal Floating-Point Single-Precision**  lf.sfne.s

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>21</th>
<th>20</th>
<th>...</th>
<th>16</th>
<th>15</th>
<th>...</th>
<th>11</th>
<th>10</th>
<th>...</th>
<th>8</th>
<th>7</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>reserved</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

*lf.sfne.s  rA,rB*

**Description:**

The contents of general-purpose register rA and the contents of general-purpose register rB are compared. If the two registers are not equal, the compare flag is set; otherwise the compare flag is cleared.

**32-bit Implementation:**


**64-bit Implementation:**


**Exceptions:**

None
lf.sub.d  Subtract Floating-Point Double-Precision  lf.sub.d

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>21</th>
<th>20</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>11</th>
<th>10</th>
<th>...</th>
<th>8</th>
<th>7</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lf.sub.d rD, rA, rB

Description:

The contents of general-purpose register rB are subtracted from the contents of general-purpose register rA to form the result. The result is placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:


Exceptions:

Floating Point
lf.sub.s  Subtract Floating-Point Single-Precision lf.sub.s

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>...</th>
<th>21</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>11</th>
<th>...</th>
<th>10</th>
<th>...</th>
<th>8</th>
<th>...</th>
<th>7</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0x32</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

lf.sub.s rD,rA,rB

**Description:**

The contents of general-purpose register rB are subtracted from the contents of general-purpose register rA to form the result. The result is placed into general-purpose register rD.

**32-bit Implementation:**


**64-bit Implementation:**

rD[63:32] <- 0

**Exceptions:**

Floating Point
**lv.add.b Vector Byte Elements Add Signed lv.add.b**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x30</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

```
lv.add.b rD,rA,rB
```

**Description:**

The byte elements of general-purpose register rA are added to the byte elements of general-purpose register rB to form the result elements. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
rD[7:0] < - rA[7:0] + rB[7:0]
```

**Exceptions:**

None

Instruction Class

ORVDX64 I

www.opencores.org  Rev 1.1  154 of 154
lv.add.h  Vector Half-Word Elements Add
          Signed
lv.add.h

Format:

lv.add.h rD, rA, rB

Description:

The half-word elements of general-purpose register rA are added to the half-word elements of general-purpose register rB to form the result elements. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:


Exceptions:

None

Instruction Class
ORVDX64 I

www.opencores.org  Rev 1.1  155 of 155
lv.adds.b  Vector Byte Elements Add Signed  lv.adds.b
Saturated

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.adds.b rD,rA,rB`

**Description:**

The byte elements of general-purpose register rA are added to the byte elements of general-purpose register rB to form the result elements. If the result exceeds the min/max value for the destination data type, it is saturated to the min/max value and placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\text{rD}[7:0] & \leftarrow \text{sat8s}(\text{rA}[7:0] + \text{rB}[7:0]) \\
\text{rD}[15:8] & \leftarrow \text{sat8s}(\text{rA}[15:8] + \text{rB}[15:8]) \\
\text{rD}[23:16] & \leftarrow \text{sat8s}(\text{rA}[23:16] + \text{rB}[23:16]) \\
\text{rD}[31:24] & \leftarrow \text{sat8s}(\text{rA}[31:24] + \text{rB}[31:24]) \\
\text{rD}[39:32] & \leftarrow \text{sat8s}(\text{rA}[39:32] + \text{rB}[39:32]) \\
\text{rD}[47:40] & \leftarrow \text{sat8s}(\text{rA}[47:40] + \text{rB}[47:40]) \\
\text{rD}[55:48] & \leftarrow \text{sat8s}(\text{rA}[55:48] + \text{rB}[55:48]) \\
\text{rD}[63:56] & \leftarrow \text{sat8s}(\text{rA}[63:56] + \text{rB}[63:56])
\end{align*}
\]

** Exceptions:**

None
**lv.adds.h**  Vector Half-Word Elements Add  
**Signed Saturated**  lv.adds.h

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x33</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8bits</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

lv.adds.h  rD,rA,rB

**Description:**

The half-word elements of general-purpose register rA are added to the half-word elements of general-purpose register rB to form the result elements. If the result exceeds the min/max value for the destination data type, it is saturated to the min/max value and placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

rD[15:0] < - sat16s(rA[15:0] + rB[15:0])

**Exceptions:**

None

Instruction Class
ORVDX64 I
lv.addu.b Vector Byte Elements Add Unsigned lv.addu.b

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>.</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>. .</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x34</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits

**Format:**

```plaintext
lv.addu.b rD, rA, rB
```

**Description:**

The unsigned byte elements of general-purpose register rA are added to the unsigned byte elements of general-purpose register rB to form the result elements. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```plaintext
rD[7:0] < - rA[7:0] + rB[7:0]
```

```plaintext
```

```plaintext
```

```plaintext
```

```plaintext
```

```plaintext
```

```plaintext
```

```plaintext
```

**Exceptions:**

None
lv.addu.h  Vector Half-Word Elements Add
Unsigned  lv.addu.h

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>. . .</th>
<th>21</th>
<th>. . .</th>
<th>16</th>
<th>. . .</th>
<th>11</th>
<th>. . .</th>
<th>8</th>
<th>7</th>
<th>. . .</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x35</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

`lv.addu.h rD, rA, rB`

Description:
The unsigned half-word elements of general-purpose register `rA` are added to the unsigned half-word elements of general-purpose register `rB` to form the result elements. The result elements are placed into general-purpose register `rD`.

32-bit Implementation:
N/A

64-bit Implementation:

\[
\begin{align*}
\text{rD}[15:0] & \leftarrow \text{rA}[15:0] + \text{rB}[15:0] \\
\text{rD}[31:16] & \leftarrow \text{rA}[31:16] + \text{rB}[31:16] \\
\text{rD}[47:32] & \leftarrow \text{rA}[47:32] + \text{rB}[47:32] \\
\text{rD}[63:48] & \leftarrow \text{rA}[63:48] + \text{rB}[63:48]
\end{align*}
\]

Exceptions:
None
lv.addus.b  Vector Byte Elements Add  
Unsigned Saturated  lv.addus.b

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x36</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

```
lv.addus.b Rd, ra, rb
```

**Description:**

The unsigned byte elements of general-purpose register ra are added to the unsigned byte elements of general-purpose register rb to form the result elements. If the result exceeds the min/max value for the destination data type, it is saturated to the min/max value and placed into general-purpose register rd.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
rD[7:0] <- sat8u(ra[7:0] + rb[7:0])
rD[47:40] <- sat8u(ra[47:40] + rb[47:40])
rD[63:56] <- sat8u(ra[63:56] + rb[63:56])
```

**Exceptions:**

None

Instruction Class

ORVDX64 I

www.opencores.org  Rev 1.1  160 of 160
**lv.addus.h Vector Half-Word Elements Add Unsigned Saturated lv.addus.h**

| 31 | . | . | . | 26 | . | . | . | 21 | . | . | . | 16 | . | . | . | 11 | . | . | . | 10 | . | . | . | 8 | 7 | . | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|
| opcode 0xa | D | A | B | reserved | opcode 0x37 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

```
lv.addus.h  rD,rA,rB
```

**Description:**

The unsigned half-word elements of general-purpose register rA are added to the unsigned half-word elements of general-purpose register rB to form the result elements. If the result exceeds the min/max value for the destination data type, it is saturated to the min/max value and placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
rD[15:0] < - sat16s(rA[15:0] + rB[15:0])
```

**Exceptions:**

None

---

Instruction Class

ORVDX64 I

www.opencores.org

Rev 1.1

161 of 161
lv.all_eq.b  Vector Byte Elements All Equal  lv.all_eq.b

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\[lv.all_eq.b \ rD,rA,rB\]

**Description:**

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. The compare flag is set if all corresponding elements are equal; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\text{flag} < - \ rA[7:0] == rB[7:0] \\
\ rA[47:40] == rB[47:40] && \\
\ rA[63:56] == rB[63:56] \\
\ rD[63:0] < - repl(\text{flag})
\]

**Exceptions:**

None
**lv.all_eq.h**  Vector Half-Word Elements All Equal  **lv.all_eq.h**

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>. . .</th>
<th>21</th>
<th>. . .</th>
<th>16</th>
<th>. . .</th>
<th>11</th>
<th>. . .</th>
<th>8</th>
<th>7</th>
<th>. . .</th>
<th>. . .</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.all_eq.h rd, ra, rb`

**Description:**

All half-word elements of general-purpose register `ra` are compared to the half-word elements of general-purpose register `rb`. The compare flag is set if all corresponding elements are equal; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rd`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```c
flag <- ra[15:0] == rb[15:0] &&
rd[63:0] <- repl(flag)
```

**Exceptions:**

None
Vector Byte Elements All Greater Than or Equal To

**lv.all_ge.b**

| 31 | . | . | . | 26 | . | . | . | 21 | . | . | . | 16 | . | . | . | 11 | . | . | . | 8 | 7 | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x12 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

```
lv.all_ge.b rD, rA, rB
```

**Description:**

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. The compare flag is set if all elements of rA are greater than or equal to the elements of rB; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```c
flag < - rA[7:0] >= rB[7:0] &&
    rA[63:56] >= rB[63:56]
    rD[63:0] < - repl(flag)
```

**Exceptions:**

None
Vector Half-Word Elements All Greater Than or Equal To

Format:

`lv.all_ge.h rD, rA, rB`

Description:

All half-word elements of general-purpose register `rA` are compared to the half-word elements of general-purpose register `rB`. The compare flag is set if all elements of `rA` are greater than or equal to the elements of `rB`; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rD`.

32-bit Implementation:

N/A

64-bit Implementation:

```
rD[63:0] < - repl(flag)
```

Exceptions:

None

Instruction Class

ORVDX64 I

www.opencores.org

Rev 1.1

165 of 165
**lv.all_gt.b**  Vector Byte Elements All Greater Than  **lv.all_gt.b**

| 31 | . | . | . | 26 | . | . | . | 25 | . | . | . | 21 | . | . | . | 20 | . | . | . | 16 | . | . | . | 15 | . | . | . | 11 | . | . | . | 10 | . | . | . | 8 | . | . | . | 7 | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|   |
| opcode 0xa | D | A | B | reserved | opcode 0x14 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

`lv.all_gt.b rD, rA, rB`

**Description:**

All byte elements of general-purpose register `rA` are compared to the byte elements of general-purpose register `rB`. The compare flag is set if all elements of `rA` are greater than the elements of `rB`; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```plaintext
flag < - rA[7:0] > rB[7:0] &&
       rA[63:56] > rB[63:56]
       rD[63:0] < - repl(flag)
```

**Exceptions:**

None

Instruction Class

ORVDX64 I

www.opencores.org  Rev 1.1  166 of 166
**lv.all_gt.h  Vector Half-Word Elements All Greater Than lv.all_gt.h**

| 31 | . | . | 26 | 25 | . | . | 21 | 20 | . | . | 16 | 15 | . | . | 11 | 10 | . | . | 8 | 7 | . | . | . | . | 0 |
|----|---|---|----|----|---|---|----|----|---|---|----|----|---|---|----|----|---|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x15 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

\[
\text{lv.all_gt.h } rD, rA, rB
\]

**Description:**

All half-word elements of general-purpose register \( rA \) are compared to the half-word elements of general-purpose register \( rB \). The compare flag is set if all elements of \( rA \) are greater than the elements of \( rB \); otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register \( rD \).

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\text{flag} & \leftarrow rA[15:0] > rB[15:0] \land \land \\
& \land rA[31:16] > rB[31:16] \land \land \\
rD[63:0] & \leftarrow \text{repl(flag)}
\end{align*}
\]

**Exceptions:**

None
**lv.all_le.b Vector Byte Elements All Less Than or Equal To lv.all_le.b**

| 31 | . | . | . | 26 | . | . | . | 25 | . | . | . | 21 | . | . | . | 20 | . | . | . | 16 | . | . | . | 15 | . | . | . | 11 | . | . | . | 10 | . | . | . | 8 | . | . | . | 7 | . | . | . | 6 | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x16 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

`lv.all_le.b rD, rA, rB`

**Description:**

All byte elements of general-purpose register `rA` are compared to the byte elements of general-purpose register `rB`. The compare flag is set if all elements of `rA` are less than or equal to the elements of `rB`; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

flag < - rA[7:0] <= rB[7:0] &&
rA[63:56] <= rB[63:56]
rD[63:0] <- repl(flag)

**Exceptions:**

None

Instruction Class

ORVDX64 I

[www.opencores.org](http://www.opencores.org) Rev 1.1 168 of 168
lv.all_le.h Vector Half-Word Elements All Less Than or Equal To lv.all_le.h

| 31 | . | . | . | 26 | . | . | . | 25 | . | . | . | 21 | . | . | . | 20 | . | . | . | 16 | . | . | . | 11 | . | . | . | 10 | . | . | . | 8 | . | . | . | 7 | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|
| opcode 0xa | D | A | B | reserved | opcode 0x17 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

lv.all_le.h rD, rA, rB

**Description:**

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. The compare flag is set if all elements of rA are less than or equal to the elements of rB; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

None
lv.all_lt.b  Vector Byte Elements All Less Than lv.all_lt.b

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>8</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x18</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>0</th>
<th>8</th>
<th>11</th>
<th>15</th>
<th>20</th>
<th>26</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.all_lt.b rD, rA, rB

Description:

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. The compare flag is set if all elements of rA are less than the elements of rB; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

flag < rA[7:0] < rB[7:0] &&
flag < rA[63:56] < rB[63:56]
rD[63:0] < repl(flag)

Exceptions:

None
lv.all_lt.h Vector Half-Word Elements All Less Than lv.all_lt.h

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x19</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.all_lt.h rD, rA, rB`

**Description:**

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. The compare flag is set if all elements of rA are less than the elements of rB; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```c
rD[63:0] < repl(flag)
```

**Exceptions:**

None

Instruction Class
ORVDX64 I
lv.all_ne.b | Vector Byte Elements All Not Equal | lv.all_ne.b

| 31 | . . . | 26 | . . . | 25 | . . . | 21 | . . . | 20 | . . . | 16 | . . . | 11 | . . . | 10 | . . . | 8 | . . . | 7 | . . . | . . . | . . . | 0 |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| opcode 0xa     | D              | A              | B              | reserved       | opcode 0x1a    |
| 6 bits         | 5 bits         | 5 bits         | 5 bits         | 3 bits         | 8 bits         |

**Format:**

`lv.all_ne.b rD, rA, rB`

**Description:**

All byte elements of general-purpose register `rA` are compared to the byte elements of general-purpose register `rB`. The compare flag is set if all corresponding elements are not equal; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
flag < - rA[7:0] != rB[7:0] &&
   rA[63:56] != rB[63:56]

rD[63:0] < - repl(flag)
```

**Exceptions:**

None

Instruction Class

ORVDX64 I

[www.opencores.org](http://www.opencores.org)  Rev 1.1  172 of 331
lv.all_ne.h Vector Half-Word Elements All Not Equal lv.all_ne.h

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x1b</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.all_ne.h rD, rA, rB

Description:

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. The compare flag is set if all corresponding elements are not equal; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

rD[63:0] <- repl(flag)

Exceptions:

None

Instruction Class
ORVDX64 I
**lv.and**  
**Vector And**  
**lv.and**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x38</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.and rD, rA, rB`

**Description:**

The contents of general-purpose register `rA` are combined with the contents of general-purpose register `rB` in a bit-wise logical AND operation. The result is placed into general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

None
**lv.any_eq.b Vector Byte Elements Any Equal lv.any_eq.b**

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>.</th>
<th>20</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>11</th>
<th>.</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.any_eq.b rD, rA, rB`

**Description:**

All byte elements of general-purpose register `rA` are compared to the byte elements of general-purpose register `rB`. The compare flag is set if any two corresponding elements are equal; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```plaintext
flag  <-  rA[7:0] == rB[7:0] ||
        rA[47:40] == rB[47:40] ||
        rA[63:56] == rB[63:56] ||
        rD[63:0]  <-  repl(flag)
```

**Exceptions:**

None
lv.any_eq.h Vector Half-Word Elements
Any Equal lv.any_eq.h

| 31 | . | . | . | 26 | . | . | 21 | . | . | 20 | . | . | 16 | . | . | 11 | . | 10 | 8 | 7 | . | . | . | 0 |
|----|---|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x21 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

Format:

lv.any_eq.h rD, rA, rB

Description:

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. The compare flag is set if any two corresponding elements are equal; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:


rD[63:0] < - repl(flag)

Exceptions:

None
**lv.any_ge.b**  
Vector Byte Elements Any  
Greater Than or Equal To  
**lv.any_ge.b**

| 31 | . | . | . | . | 26 | . | . | . | 25 | . | . | . | 21 | . | . | . | 20 | . | . | . | 16 | . | . | . | 15 | . | . | 11 | . | . | . | 10 | . | . | . | 8 | 7 | . | . | . | . | . | 0 |
|----|---|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x22 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

`lv.any_ge.b rD, rA, rB`

**Description:**

All byte elements of general-purpose register `rA` are compared to the byte elements of general-purpose register `rB`. The compare flag is set if any element of `rA` is greater than or equal to the corresponding element of `rB`; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```c
flag < - rA[7:0] >= rB[7:0] ||
     rA[47:40] >= rB[47:40] ||
     rA[63:56] >= rB[63:56] ||
     rD[63:0] < - repl(flag)
```

**Exceptions:**

None

Instruction Class

ORVDX64 I

www.opencores.org  
Rev 1.1  
177 of 177
lv.any_ge.h  Vector Half-Word Elements  lv.any_ge.h
Any Greater Than or Equal To lv.any_ge.h

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0xa | D | A | B | reserved | opcode 0x23 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

lv.any_ge.h rD, rA, rB

**Description:**

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. The compare flag is set if any element of rA is greater than or equal to the corresponding element of rB; otherwise the compare flag is cleared.

The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

flag <= rA[15:0] >= rB[15:0] ||
rD[63:0] <= repl(flag)

**Exceptions:**

None

Instruction Class
ORVDX64 I
Vector Byte Elements Any Greater Than Vector Byte Elements Any Greater Than

Format:

\[ \text{lv.any_gt.b} \ rD, rA, rB \]

Description:

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. The compare flag is set if any element of rA is greater than the corresponding element of rB; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

\[
rD[63:0] \leftarrow \text{repl(flag)}
\]

Exceptions:

None
lv.any_gt.h Vector Half-Word Elements Any Greater Than lv.any_gt.h

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x25</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.any_gt.h rD, rA, rB

Description:

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. The compare flag is set if any element of rA is greater than the corresponding element of rB; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

flag < - rA[15:0] > rB[15:0] ||
  rD[63:0] <- repl(flag)

Exceptions:

None
lv.any\_le\_b  Vector Byte Elements Any Less Than or Equal To lv.any\_le\_b

| 31 | . | . | . | 26 | 25 | . | . | . | 21 | 20 | . | . | . | 16 | 15 | . | . | . | 11 | 10 | . | . | . | . | . | . | 8 | 7 | . | . | . | . | 0 |
|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|
| opcode 0xa | D | A | B | reserved | opcode 0x26 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

Format:

`lv.any\_le\_b rD,rA,rB`

Description:

All byte elements of general-purpose register `rA` are compared to the byte elements of general-purpose register `rB`. The compare flag is set if any element of `rA` is less than or equal to the corresponding element of `rB`; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rD`.

32-bit Implementation:

N/A

64-bit Implementation:

```
flag < - rA[7:0] <= rB[7:0] ||
rA[47:40] <= rB[47:40] ||
rA[63:56] <= rB[63:56]
rD[63:0] <- repl(flag)
```

Exceptions:

None
**lv.any_le.h Vector Half-Word Elements Any Less Than or Equal To lv.any_le.h**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.any_le.h rD, rA, rB`

**Description:**

All half-word elements of general-purpose register `rA` are compared to the half-word elements of general-purpose register `rB`. The compare flag is set if any element of `rA` is less than or equal to the corresponding element of `rB`; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
flag < - rA[15:0] ,= rB[15:0] ||
rD[63:0] < - repl(flag)
```

**Exceptions:**

None

Instruction Class

ORVDX64 I

www.opencores.org Rev 1.1 182 of 182
**lv.any_lt.b**  Vector Byte Elements Any Less Than  **lv.any_lt.b**

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>11</th>
<th>.</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x28</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\[ \text{lv.any_lt.b} \ rD,rA,rB \]

**Description:**

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. The compare flag is set if any element of rA is less than the corresponding element of rB; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\text{flag} < - \ rA[7:0] < rB[7:0] \mid \mid \\
\ rA[15:8] < rB[15:8] \mid \mid \\
\ rA[23:16] < rB[23:16] \mid \mid \\
\ rA[31:24] < rB[31:24] \quad \mid \\
\ rA[39:32] < rB[39:32] \quad \mid \\
\ rA[47:40] < rB[47:40] \quad \mid \\
\ rA[55:48] < rB[55:48] \quad \mid \\
\ rA[63:56] < rB[63:56] \\
\ rD[63:0] < - \text{repl}(\text{flag})
\]

**Exceptions:**

None

---

Instruction Class
ORVDX64 I

[www.opencores.org](http://www.opencores.org)  Rev 1.1  183 of 183
**lv.any_lt.h**  Vector Half-Word Elements Any Less Than  **lv.any_lt.h**

| 31 | . | . | 26 | 25 | . | . | 21 | 20 | . | . | 16 | 15 | . | . | 11 | 10 | . | 8 | 7 | . | . | . | . | 0 |
|----|---|---|----|----|---|---|----|----|---|---|----|----|---|---|----|----|---|---|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x29 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

`lv.any_lt.h rD, rA, rB`

**Description:**

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. The compare flag is set if any element of rA is less than the corresponding element of rB; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
rD[63:0] < - \text{repl(flag)}
\]

**Exceptions:**

None
lv.any_ne.b Vector Byte Elements Any Not Equal lv.any_ne.b

| 31 | .  | .  | .  | 26 | .  | .  | 21 | .  | .  | 20 | .  | 16 | .  | 15 | .  | .  | 11 | .  | 10 | .  | 8  | 7  | .  | .  | .  | .  | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| opcode 0xa | D  | A  | B  | reserved | opcode 0x2a |
| 6 bits      | 5 bits | 5 bits | 5 bits | 3 bits   | 8 bits  |

**Format:**

```
lv.any_ne.b rD, rA, rB
```

**Description:**

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. The compare flag is set if any two corresponding elements are not equal; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
flag < - rA[7:0] != rB[7:0] ||
rA[47:40] != rB[47:40] ||
rA[63:56] != rB[63:56] ||
rD[63:0] < - repl(flag)
```

**Exceptions:**

None

---

Instruction Class
ORVDX64 I

www.opencores.org  Rev 1.1  185 of 185
lv.any_ne.h  Vector Half-Word Elements  lv.any_ne.h
Any Not Equal

| 31 | .   | .   | 26 | .   | .   | 21 | .   | .   | 16 | .   | .   | 11 | .   | .   | .   | .   | .   | .   | 0   |
|----|-----|-----|----|-----|-----|----|-----|-----|----|-----|-----|----|-----|-----|-----|-----|-----|-----|
| opcode 0xa | D   | A   | B   | reserved | opcode 0x2b |
| 6 bits   | 5 bits | 5 bits | 5 bits | 3 bits   | 8 bits |

**Format:**

`lv.any_ne.h rD, rA, rB`

**Description:**

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. The compare flag is set if any two corresponding elements are not equal; otherwise the compare flag is cleared. The compare flag is replicated into all bit positions of general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\text{flag} < - rA[15:0] != rB[15:0] \text{||} \\
rD[63:0] < - \text{repl(flag)}
\]

**Exceptions:**

None

Instruction Class
ORVDX64 I
lv.avg.b  Vector Byte Elements Average  lv.avg.b

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th>26</th>
<th>21</th>
<th>16</th>
<th></th>
<th>11</th>
<th></th>
<th>8</th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x39</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.avg.b rD, rA, rB

Description:

The byte elements of general-purpose register rA are added to the byte elements of general-purpose register rB, and the sum is shifted right by one to form the result elements. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

rD[7:0] <- (rA[7:0] + rB[7:0]) >> 1  
rD[47:40] <- (rA[47:40] + rB[47:40]) >> 1  
rD[63:56] <- (rA[63:56] + rB[63:56]) >> 1

Exceptions:

None

Instruction Class
ORVDX64 I
lv.avg.h  Vector Half-Word Elements Average  lv.avg.h

<table>
<thead>
<tr>
<th>31</th>
<th>-</th>
<th>-</th>
<th>26</th>
<th>25</th>
<th>-</th>
<th>21</th>
<th>20</th>
<th>-</th>
<th>16</th>
<th>15</th>
<th>-</th>
<th>11</th>
<th>10</th>
<th>-</th>
<th>8</th>
<th>7</th>
<th>-</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x3a</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

```
 lv.avg.h rD, rA, rB  
```

Description:

The half-word elements of general-purpose register rA are added to the half-word elements of general-purpose register rB, and the sum is shifted right by one to form the result elements. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

```
rD[15:0] < - (rA[15:0] + rB[15:0]) >> 1  
```

Exceptions:

None

Instruction Class

ORVDX64 I

www.opencores.org  Rev 1.1  188 of 188
lv.cmp_eq.b Vector Byte Elements Compare Equal lv.cmp_eq.b

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>21</th>
<th>20</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>11</th>
<th>10</th>
<th>...</th>
<th>8</th>
<th>7</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x40</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

\[ lv\text{.cmp_eq.b} \ rD, rA, rB \]

Description:

All byte elements of general-purpose register \( rA \) are compared to the byte elements of general-purpose register \( rB \). Bits of the element in general-purpose register \( rD \) are set if the two corresponding compared elements are equal; otherwise the element bits are cleared.

32-bit Implementation:

N/A

64-bit Implementation:

\[
\begin{align*}
\text{rD}[7:0] & < - \text{repl(rA}[7:0] == rB[7:0] \\
\text{rD}[47:40] & < - \text{repl(rA}[47:40] == rB[47:40] \\
\text{rD}[63:56] & < - \text{repl(rA}[63:56] == rB[63:56]
\end{align*}
\]

Exceptions:

None

Instruction Class

ORVDX64 I
**lv.cmp_eq.h**  Vector Half-Word Elements  **lv.cmp_eq.h**

**Compare Equal**

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>25</th>
<th>. . .</th>
<th>21</th>
<th>. . .</th>
<th>16</th>
<th>15</th>
<th>. . .</th>
<th>11</th>
<th>10</th>
<th>. . .</th>
<th>8</th>
<th>7</th>
<th>. . .</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x41</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.cmp_eq.h rD,rA,rB`

**Description:**

All half-word elements of general-purpose register `rA` are compared to the half-word elements of general-purpose register `rB`. Bits of the element in general-purpose register `rD` are set if the two corresponding compared elements are equal; otherwise the element bits are cleared.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```plaintext
rD[15:0] < - repl(rA[7:0] == rB[7:0])
```

```plaintext
```

```plaintext
```

```plaintext
```

**Exceptions:**

None
Vector Byte Elements
lv.cmp_ge.b  Compare Greater Than or Equal To  lv.cmp_ge.b

| 31 |   |   | 26 |   |   | 21 |   | 16 |   | 11 |   | 10 |   | 8 |   | 7 |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 0 |
| opcode 0xa | D | A | B | reserved | opcode 0x42 |
| 6 bits   | 5 bits | 5 bits | 5 bits | 3 bits | 8bits |

Format:

lv.cmp_ge.b rD,rA,rB

Description:

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the element in rA is greater than or equal to the element in rB; otherwise the element bits are cleared.

32-bit Implementation:

N/A

64-bit Implementation:

rD[7:0] < - repl(rA[7:0] >= rB[7:0])
rD[47:40] < - repl(rA[47:40] >= rB[47:40])

Exceptions:

None
Vector Half-Word Elements
lv.cmp_ge.h  Compare Greater Than or Equal To  lv.cmp_ge.h

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x43</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.cmp_ge.h rD,rA,rB

Description:

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the element in rA is greater than or equal to the element in rB; otherwise the element bits are cleared.

32-bit Implementation:

N/A

64-bit Implementation:

rD[15:0] < - repl(rA[7:0] >= rB[7:0])

Exceptions:

None
lv.cmp_gt.b  Vector Byte Elements Compare  lv.cmp_gt.b  
Greater Than

| 31 | . | . | . | 26 | . | . | . | 21 | . | . | . | 16 | . | . | . | 11 | . | . | . | 10 | . | 8 | 7 | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x44 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

lv.cmp_gt.b rD, rA, rB

**Description:**

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the element in rA is greater than the element in rB; otherwise the element bits are cleared.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

rD[7:0] < - repl(rA[7:0] > rB[7:0]

**Exceptions:**

None
**lv.cmp_gt.h**  Vector Half-Word Elements

**Compare Greater Than**  lv.cmp_gt.h

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>. . .</th>
<th>21</th>
<th>. . .</th>
<th>16</th>
<th>. . .</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>. . .</th>
<th>. . .</th>
<th>. . .</th>
<th>. . .</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x45</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.cmp_gt.h rD,rA,rB`

**Description:**

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the element in rA is greater than the element in rB; otherwise the element bits are cleared.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

- `rD[15:0] <- repl(rA[7:0] > rB[7:0])`

**Exceptions:**

None

Instruction Class

ORVDX64 I

[www.opencores.org](http://www.opencores.org)  Rev 1.1  194 of 194
**lv.cmp_le.b**  Vector Byte Elements Compare Less Than or Equal To  **lv.cmp_le.b**

| 31 | . | . | . | 26 | . | . | 25 | . | . | 21 | . | . | 20 | . | . | 16 | . | . | 15 | . | . | 11 | . | . | 8 | . | . | 7 | . | . | 10 | . | . | 0 |
|----|---|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x46 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

`lv.cmp_le.b rD, rA, rB`

**Description:**

All byte elements of general-purpose register `rA` are compared to the byte elements of general-purpose register `rB`. Bits of the element in general-purpose register `rD` are set if the element in `rA` is less than or equal to the element in `rB`; otherwise the element bits are cleared.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

- `rD[7:0] < repl(rA[7:0] <= rB[7:0])`
- `rD[47:40] < repl(rA[47:40] <= rB[47:40])`

**Exceptions:**

None

**Instruction Class**

ORVDX64 I
Vector Half-Word Elements

lv.cmp_le.h  Compare Less Than or Equal lv.cmp_le.h To

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>...</th>
<th>20</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>11</th>
<th>...</th>
<th>8</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x47</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.cmp_le.h rD,rA,rB

Description:

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the element in rA is less than or equal to the element in rB; otherwise the element bits are cleared.

32-bit Implementation:

N/A

64-bit Implementation:

rD[15:0] < - repl(rA[7:0] < = rB[7:0])

Exceptions:

None
lv.cmp_lt.b  Vector Byte Elements Compare  lv.cmp_lt.b

Less Than

<table>
<thead>
<tr>
<th>31</th>
<th>. . . . 26</th>
<th>. . . . 21</th>
<th>20</th>
<th>. . . . 16</th>
<th>. . . . 11</th>
<th>10</th>
<th>. . . . 8</th>
<th>. . . . 7</th>
<th>. . . . 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x48</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.cmp_lt.b rD, rA, rB

Description:

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the element in rA is less than the element in rB; otherwise the element bits are cleared.

32-bit Implementation:

N/A

64-bit Implementation:

\[
\begin{align*}
    rD[7:0] & \leftarrow repl(rA[7:0] \leq rB[7:0]) \\
    rD[15:8] & \leftarrow repl(rA[15:8] \leq rB[15:8]) \\
    rD[31:24] & \leftarrow repl(rA[31:24] \leq rB[31:24]) \\
    rD[47:40] & \leftarrow repl(rA[47:40] \leq rB[47:40]) \\
    rD[63:56] & \leftarrow repl(rA[63:56] \leq rB[63:56])
\end{align*}
\]

Exceptions:

None

Instruction Class

ORVDX64 I

www.opencores.org  Rev 1.1  197 of 197
Vector Half-Word Elements

Compare Less Than

LV.CMP_LT.H

Format:

LV.CMP_LT.H rD, rA, rB

Description:

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the element in rA is less than the element in rB; otherwise the element bits are cleared.

32-bit Implementation:

N/A

64-bit Implementation:

rD[15:0] < - repl(rA[7:0] < = rB[7:0])

Exceptions:

None
**lv.cmp_ne.b**  
**Vector Byte Elements**  
**Compare Not Equal**  
**lv.cmp_ne.b**

| 31 | . | . | . | 26 | . | . | . | 21 | . | . | . | 16 | . | . | . | 11 | . | . | . | 10 | . | 8 | 7 | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|---|----|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x4a |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

```
lv.cmp_ne.b rD, rA, rB
```

**Description:**

All byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the two corresponding compared elements are not equal; otherwise the element bits are cleared.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
rD[7:0] < - repl(rA[7:0] != rB[7:0])
rD[47:40] < - repl(rA[47:40] != rB[47:40])
```

**Exceptions:**

None

Instruction Class

ORVDX64 I

www.opencores.org  
Rev 1.1  
199 of 199
**lv.cmp_ne.h**  Vector Half-Word Elements

**Compare Not Equal**  lv.cmp_ne.h

| 31 | . | . | . | 26 | . | . | . | 21 | . | . | . | 16 | . | . | . | 11 | . | . | . | . | . | . | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x4b |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

\`lv.cmp_ne.h \ rD, rA, rB\`

**Description:**

All half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB. Bits of the element in general-purpose register rD are set if the two corresponding compared elements are not equal; otherwise the element bits are cleared.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\text{rD}[15:0] &< \ -\ \text{repl}(\text{rA}[7:0] \ != \text{rB}[7:0]) \\
\text{rD}[31:16] &< \ -\ \text{repl}(\text{rA}[23:16] \ != \text{rB}[23:16]) \\
\text{rD}[47:32] &< \ -\ \text{repl}(\text{rA}[39:32] \ != \text{rB}[39:32]) \\
\text{rD}[63:48] &< \ -\ \text{repl}(\text{rA}[55:48] \ != \text{rB}[55:48])
\end{align*}
\]

**Exceptions:**

None

**Instruction Class**

ORVDX64 I
**lv.cust1**  

**Reserved for Custom Vector Instructions**

| 31 |   |   |   | 26 |   |   |   |   |   |   |   |   | 8 |   | 7 |   | 4 | 3 |   | 0 |
|----|---|---|---|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| opcode 0xa | reserved | opcode 0xc | reserved |
| 6 bits | 18 bits | 4 bits | 4 bits |

**Format:**

lv.cust1

**Description:**

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but instead by the implementation itself.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

N/A

**Exceptions:**

N/A

---

Instruction Class  
ORVDX64 II

www.opencores.org  
Rev 1.1  
201 of 201
### Reserved for Custom Vector Instructions

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>.</th>
<th>.</th>
<th>4</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>reserved</td>
<td>opcode 0xd</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>18 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.cust2`

**Description:**

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but instead by the implementation itself.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

N/A

**Exceptions:**

N/A
Reserved for Custom Vector Instructions

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 31 |  6 bits | 26 | 18 bits | 25 | reserved | 19 | 4 bits | 20 | reserved | 16 | opcode 0xe | 21 | 4 bits | 17 | reserved |

**Format:**
lv.cust3

**Description:**
This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but instead by the implementation itself.

**32-bit Implementation:**
N/A

**64-bit Implementation:**
N/A

**Exceptions:**
N/A
**lv.cust4**

**Reserved for Custom Vector Instructions**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>reserved</td>
<td>opcode 0xf</td>
<td>reserved</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>18 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.cust4`

**Description:**

This fake instruction only allocates instruction set space for custom instructions. Custom instructions are those that are not defined by the architecture but instead by the implementation itself.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

N/A

**Exceptions:**

N/A

---

Instruction Class

ORVDX64 II

www.opencores.org  Rev 1.1  204 of 204
**lv.madds.h**

**Vector Half-Word Elements**

**Multiply Add Signed Saturated**

---

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>...</th>
<th>21</th>
<th>...</th>
<th>15</th>
<th>...</th>
<th>10</th>
<th>...</th>
<th>8</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x54</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.madds.h rD, rA, rB`

**Description:**

The signed half-word elements of general-purpose register `rA` are multiplied by the signed half-word elements of general-purpose register `rB` to form intermediate results. They are then added to the signed half-word VMAC elements to form the final results that are placed again in the VMAC registers. The intermediate result is placed into general-purpose register `rD`. If any of the final results exceeds the min/max value, it is saturated.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```c
```

**Exceptions:**

None

---

Instruction Class

ORVDX64 I
lv.max.b Vector Byte Elements Maximum lv.max.b

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.max.b rD,rA,rB

Description:

The byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB, and the larger elements are selected to form the result elements. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

  vrfB[23:16]
  vrfB[31:24]
  vrfB[39:32]
  vrfB[47:40]
  vrfB[55:48]
  vrfB[63:56]

Exceptions:

None

Instruction Class
ORVDX64 I

www.opencores.org Rev 1.1 206 of 206
lv.max.h Vector Half-Word Elements Maximum lv.max.h

| 31 | ... | 26 | ... | 25 | ... | 21 | ... | 20 | ... | 16 | ... | 15 | ... | 11 | ... | 10 | ... | 8 | ... | 7 | ... | 0 |
|----|-----|----|-----|----|-----|----|-----|----|-----|----|-----|----|-----|----|-----|----|-----|----|-----|----|-----|----|-----|----|
| opcode 0xa | D | A | B | reserved | opcode 0x56 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

Format:

lv.max.h rD, rA, rB

Description:

The half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB, and the larger elements are selected to form the result elements. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

vrfB[31:16]
vrfB[47:32]
vrfB[63:48]

Exceptions:

None
**lv.merge.b**  Vector Byte Elements Merge  **lv.merge.b**

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 31 | . | . | . | 26 | 25 | . | . | . | 21 | 20 | . | . | . | 16 | 15 | . | . | . | 11 | 10 | . | . | . | . | . |   0 |
| opcode 0xa | D | A | B | reserved | opcode 0x57 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

`lv.merge.b rD,rA,rB`

**Description:**

The byte elements of the lower half of the general-purpose register `rA` are combined with the byte elements of the lower half of general-purpose register `rB` in such a way that the lowest element is from `rB`, the second element from `rA`, the third again from `rB` etc. The result elements are placed into general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
  rD[7:0] & \leftarrow rB[7:0] \\
  rD[47:40] & \leftarrow rA[47:40] \\
  rD[63:56] & \leftarrow rA[63:56]
\end{align*}
\]

**Exceptions:**

None
lv.merge.h  Vector Half-Word Elements  lv.merge.h

Merge

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x58</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.merge.h rD, rA, rB

Description:

The half-word elements of the lower half of the general-purpose register rA are combined with the half-word elements of the lower half of general-purpose register rB in such a way that the lowest element is from rB, the second element from rA, the third again from rB etc. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

rD[15:0] <- rB[15:0]

Exceptions:

None

Instruction Class

ORVDX64 I
lv.min.b  Vector Byte Elements Minimum  lv.min.b

| 31 | . | . | 26 | 25 | . | 21 | 20 | . | 16 | 15 | . | 11 | 10 | . | 8 | 7 | . | . | . | . | 0 |
|----|---|---|----|----|---|----|----|---|----|----|---|----|----|---|---|---|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x59 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

lv.min.b rD,rA,rB

**Description:**
The byte elements of general-purpose register rA are compared to the byte elements of general-purpose register rB, and the smaller elements are selected to form the result elements. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\text{rD}[7:0] & < - \text{rA}[7:0] < \text{rB}[7:0] \ ? \ \text{rA}[7:0] : \ \text{vrfB}[7:0] \\
\text{rD}[15:8] & < - \text{rA}[15:8] < \text{rB}[15:8] \ ? \ \text{rA}[15:8] : \ \text{vrfB}[15:8] \\
& \quad \quad \text{vrfB}[23:16] \\
& \quad \quad \text{vrfB}[31:24] \\
& \quad \quad \text{vrfB}[39:32] \\
\text{rD}[47:40] & < - \text{rA}[47:40] < \text{rB}[47:40] \ ? \ \text{rA}[47:40] : \\
& \quad \quad \text{vrfB}[47:40] \\
& \quad \quad \text{vrfB}[55:48] \\
\text{rD}[63:56] & < - \text{rA}[63:56] < \text{rB}[63:56] \ ? \ \text{rA}[63:56] : \\
& \quad \quad \text{vrfB}[63:56]
\end{align*}
\]

**Exceptions:**

None
lv.min.h Vector Half-Word Elements Minimum lv.min.h

<table>
<thead>
<tr>
<th>31 . . . 26</th>
<th>25 . . . 21</th>
<th>20 . . . 16</th>
<th>15 . . . 11</th>
<th>10 . . . 8</th>
<th>7 . . . . . .</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x5a</td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.min.h rD, rA, rB

Description:

The half-word elements of general-purpose register rA are compared to the half-word elements of general-purpose register rB, and the smaller elements are selected to form the result elements. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

vrfB[31:16]
vrfB[47:32]
vrfB[63:48]

Exceptions:

None

Instruction Class
ORVDX64 I

www.opencores.org  Rev 1.1  211 of 211
Vector Half-Word Elements

lv.msubs.h Multiply Subtract Signed lv.msubs.h Saturated

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x5b</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6 bits 5 bits 5 bits 3 bits 8 bits

Format:

\[ \text{lv.msubs.h } rD, rA, rB \]

Description:

The signed half-word elements of general-purpose register \( rA \) are multiplied by the signed half-word elements of general-purpose register \( rB \) to form intermediate results. They are then subtracted from the signed half-word VMAC elements to form the final results that are placed again in the VMAC registers. The intermediate result is placed into general-purpose register \( rD \). If any of the final results exceeds the min/max value, it is saturated.

32-bit Implementation:

N/A

64-bit Implementation:

\[
\begin{align*}
\text{rD}[15:0] & \leftarrow \text{sat32s}(\text{VMACLO}[31:0] - \text{rA}[15:0] \times \text{rB}[15:0]) \\
\text{rD}[31:16] & \leftarrow \text{sat32s}(\text{VMACLO}[63:32] - \text{rA}[31:16] \times \text{rB}[31:16]) \\
\text{rD}[47:32] & \leftarrow \text{sat32s}(\text{VMACHI}[31:0] - \text{rA}[47:32] \times \text{rB}[47:32]) \\
\text{rD}[63:48] & \leftarrow \text{sat32s}(\text{VMACHI}[63:32] - \text{rA}[63:48] \times \text{rB}[63:48])
\end{align*}
\]

Exceptions:

None
**lv.muls.h**  Vector Half-Word Elements  Multiply Signed Saturated  **lv.muls.h**

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>25</th>
<th>. . .</th>
<th>21</th>
<th>20</th>
<th>. . .</th>
<th>16</th>
<th>. . .</th>
<th>11</th>
<th>. . .</th>
<th>8</th>
<th>7</th>
<th>. . .</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x5c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.muls.h rD,rA,rB`

**Description:**

The signed half-word elements of general-purpose register `rA` are multiplied by the signed half-word elements of general-purpose register `rB` to form the results. The result is placed into general-purpose register `rD`. If any of the final results exceeds the min/max value, it is saturated.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
  rD[15:0] & < - \text{sat32s}(rA[15:0] \times rB[15:0]) \\
  rD[31:16] & < - \text{sat32s}(rA[31:16] \times rB[31:16]) \\
\end{align*}
\]

**Exceptions:**

None

Instruction Class

ORVDX64 II

www.opencores.org  Rev 1.1  213 of 213
lv.nand Vector Not And lv.nand

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x5d</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.nand rD, rA, rB`

**Description:**

The contents of general-purpose register `rA` are combined with the contents of general-purpose register `rB` in a bit-wise logical NAND operation. The result is placed into general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

None
### lv.nor: Vector Not Or

#### Format:

```
lv.nor rD, rA, rB
```

#### Description:

The contents of general-purpose register rA are combined with the contents of general-purpose register rB in a bit-wise logical NOR operation. The result is placed into general-purpose register rD.

#### 32-bit Implementation:

N/A

#### 64-bit Implementation:

```
```

#### Exceptions:

None

---

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>21</th>
<th>...</th>
<th>16</th>
<th>...</th>
<th>11</th>
<th>...</th>
<th>10</th>
<th>...</th>
<th>8</th>
<th>7</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x5e</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

**Instruction Class**

ORVDX64 I

[www.opencores.org](http://www.opencores.org)  |  Rev 1.1  |  215 of 215
**lv.or**  
**Vector Or**  
**lv.or**

| 31 | . | . | . | 26 | . | . | 25 | . | . | 21 | . | . | 20 | . | . | 16 | . | . | 11 | . | . | 8 | . | . | 7 | . | . | 0 |
|----|---|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|
| opcode 0xa | D | A | B | reserved | opcode 0x5f |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8bits |

**Format:**

`lv.or rD, rA, rB`

**Description:**

The contents of general-purpose register rA are combined with the contents of general-purpose register rB in a bit-wise logical OR operation. The result is placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

`rD[63:0] < - rA[63:0] OR rB[63:0]`

**Exceptions:**

None
lv.pack.b  Vector Byte Elements Pack  lv.pack.b

<table>
<thead>
<tr>
<th>31</th>
<th>..</th>
<th>26</th>
<th>25</th>
<th>..</th>
<th>21</th>
<th>20</th>
<th>..</th>
<th>16</th>
<th>..</th>
<th>11</th>
<th>..</th>
<th>10</th>
<th>..</th>
<th>8</th>
<th>7</th>
<th>..</th>
<th>..</th>
<th>..</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td>0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode</td>
<td>0x60</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.pack.b rD,rA,rB`

**Description:**

The lower half of the byte elements of the general-purpose register `rA` are truncated and combined with the lower half of the byte truncated elements of the general-purpose register `rB` in such a way that the lowest elements are from `rB`, and the highest elements from `rA`. The result elements are placed into general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
    rD[3:0] & \leftarrow rB[3:0] \\
    rD[15:12] & \leftarrow rB[27:24] \\
    rD[23:20] & \leftarrow rB[43:40] \\
    rD[27:24] & \leftarrow rB[51:48] \\
    rD[31:28] & \leftarrow rB[59:56] \\
    rD[35:32] & \leftarrow rA[3:0] \\
    rD[43:40] & \leftarrow rA[19:16] \\
    rD[47:44] & \leftarrow rA[27:24] \\
    rD[55:52] & \leftarrow rA[43:40] \\
    rD[59:56] & \leftarrow rA[51:48] \\
    rD[63:60] & \leftarrow rA[59:56]
\end{align*}
\]

**Exceptions:**

Instruction Class

ORVDX64 I

www.opencores.org  Rev 1.1  217 of 218
lv.pack.b  Vector Byte Elements Pack  lv.pack.b

<table>
<thead>
<tr>
<th>31</th>
<th>...</th>
<th>26</th>
<th>25</th>
<th>...</th>
<th>21</th>
<th>20</th>
<th>...</th>
<th>16</th>
<th>15</th>
<th>...</th>
<th>11</th>
<th>10</th>
<th>...</th>
<th>8</th>
<th>7</th>
<th>...</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x60</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Class
ORVDX64 I

www.opencores.org  Rev 1.1  218 of 218
lv.pack.h  Vector Half-word Elements Pack  lv.pack.h

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x61</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

```
lv.pack.h  rD,rA,rB
```

**Description:**

The lower half of the half-word elements of the general-purpose register rA are truncated and combined with the lower half of the half-word truncated elements of the general-purpose register rB in such a way that the lowest elements are from rB, and the highest elements from rA. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
rD[7:0] <- rB[15:0]
rD[15:8] <- rB[31:16]
rD[47:40] <- rA[31:16]
```

**Exceptions:**

None
lv.packs.b Vector Byte Elements Pack Signed lv.packs.b Saturated

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x62</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\[ lv.packs.b \; rD, rA, rB \]

**Description:**

The lower half of the signed byte elements of the general-purpose register \( rA \) are truncated and combined with the lower half of the signed byte truncated elements of the general-purpose register \( rB \) in such a way that the lowest elements are from \( rB \), and the highest elements from \( rA \). If any truncated element exceeds a signed 4-bit value, it is saturated. The result elements are placed into general-purpose register \( rD \).

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\text{rD}[3:0] & < - \text{sat4s}(rB[7:0]) \\
\text{rD}[7:4] & < - \text{sat4s}(rB[15:8]) \\
\text{rD}[11:8] & < - \text{sat4s}(rB[23:16]) \\
\text{rD}[15:12] & < - \text{sat4s}(rB[31:24]) \\
\text{rD}[19:16] & < - \text{sat4s}(rB[39:32]) \\
\text{rD}[23:20] & < - \text{sat4s}(rB[47:40]) \\
\text{rD}[27:24] & < - \text{sat4s}(rB[55:48]) \\
\text{rD}[31:28] & < - \text{sat4s}(rB[63:56]) \\
\text{rD}[35:32] & < - \text{sat4s}(rA[7:0]) \\
\text{rD}[39:36] & < - \text{sat4s}(rA[15:8]) \\
\text{rD}[43:40] & < - \text{sat4s}(rA[23:16]) \\
\text{rD}[47:44] & < - \text{sat4s}(rA[31:24]) \\
\text{rD}[51:48] & < - \text{sat4s}(rA[39:32]) \\
\text{rD}[55:52] & < - \text{sat4s}(rA[47:40])
\end{align*}
\]

Instruction Class

ORVDX64 I

www.opencores.org Rev 1.1 220 of 221
lv.packs.b Vector Byte Elements Pack Signed lv.packs.b

Saturated

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x62</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ rD[59:56] \leftarrow \text{sat4s}(rA[55:48]) \]
\[ rD[63:60] \leftarrow \text{sat4s}(rA[63:56]) \]

Exceptions:

None

Instruction Class
ORVDX64 I
Vector Half-word Elements Pack
Signed Saturated

Format:

lv.packs.h  rD, rA, rB

Description:
The lower half of the signed halfword elements of the general-purpose register rA are truncated and combined with the lower half of the signed half-word truncated elements of the general-purpose register rB in such a way that the lowest elements are from rB, and the highest elements from rA. If any truncated element exceeds a signed 8-bit value, it is saturated. The result elements are placed into general-purpose register rD.

32-bit Implementation:
N/A

64-bit Implementation:

rD[7:0] <- sat8s(rB[15:0])
rD[15:8] <- sat8s(rB[31:16])
rD[23:16] <- sat8s(rB[47:32])
rD[31:24] <- sat8s(rB[63:48])
rD[39:32] <- sat8s(rA[15:0])
rD[47:40] <- sat8s(rA[31:16])
rD[55:48] <- sat8s(rA[47:32])
rD[63:56] <- sat8s(rA[63:48])

Exceptions:
None
lv.packus.b Vector Byte Elements Pack
 Unsigned Saturated lv.packus.b

<table>
<thead>
<tr>
<th></th>
<th>opcode 0xa</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>reserved</th>
<th>opcode 0x64</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

lv.packus.b rD, rA, rB

**Description:**

The lower half of the unsigned byte elements of the general-purpose register rA are truncated and combined with the lower half of the unsigned byte truncated elements of the general-purpose register rB in such a way that the lowest elements are from rB, and the highest elements from rA. If any truncated element exceeds an unsigned 4-bit value, it is saturated. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
    rD[3:0] &< - \text{sat4u}(rB[7:0]) \\
    rD[7:4] &< - \text{sat4u}(rB[15:8]) \\
    rD[11:8] &< - \text{sat4u}(rB[23:16]) \\
    rD[15:12] &< - \text{sat4u}(rB[31:24]) \\
    rD[19:16] &< - \text{sat4u}(rB[39:32]) \\
    rD[23:20] &< - \text{sat4u}(rB[47:40]) \\
    rD[27:24] &< - \text{sat4u}(rB[55:48]) \\
    rD[31:28] &< - \text{sat4u}(rB[63:56]) \\
    rD[35:32] &< - \text{sat4u}(rA[7:0]) \\
    rD[39:36] &< - \text{sat4u}(rA[15:8]) \\
    rD[43:40] &< - \text{sat4u}(rA[23:16]) \\
    rD[47:44] &< - \text{sat4u}(rA[31:24]) \\
    rD[51:48] &< - \text{sat4u}(rA[39:32]) \\
    rD[55:52] &< - \text{sat4u}(rA[47:40]) \\
\end{align*}
\]

Instruction Class
ORVDX64 I
### lv.packus.b Vector Byte Elements Pack

**Unsigned Saturated** lv.packus.b

| 31 | . | . | . | 26 | 25 | . | . | 21 | 20 | . | . | . | 16 | 15 | . | . | 11 | 10 | . | 8 | 7 | . | . | . | . | 0 |
|----|---|---|---|----|----|---|---|----|----|---|---|---|----|----|---|---|----|----|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x64 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

- \( rD[59:56] \) < - \( \text{sat}4u(rA[55:48]) \)
- \( rD[63:60] \) < - \( \text{sat}4u(rA[63:56]) \)

**Exceptions:**

None

---

**Instruction Class**

ORVDX64 I

www.opencores.org  Rev 1.1  224 of 224
lv.packus.h  Vector Half-word Elements  lv.packus.h

Pack Unsigned Saturated

| 31 | . | . | . | 26 | 25 | . | . | 21 | 20 | . | . | 16 | . | . | 11 | 10 | . | . | . | . | . | . | . | . | 0 |
|----|---|---|---|----|----|---|---|----|----|---|---|----|---|---|----|---|---|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x65 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

```
lv.packus.h rD,rA,rB
```

**Description:**

The lower half of the unsigned halfword elements of the general-purpose register rA are truncated and combined with the lower half of the unsigned half-word truncated elements of the general-purpose register rB in such a way that the lowest elements are from rB, and the highest elements from rA. If any truncated element exceeds an unsigned 8-bit value, it is saturated. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
rD[7:0] <- sat8u(rB[15:0])
rD[15:8] <- sat8u(rB[31:16])
rD[23:16] <- sat8u(rB[47:32])
rD[31:24] <- sat8u(rB[63:48])
rD[39:32] <- sat8u(rA[15:0])
rD[47:40] <- sat8u(rA[31:16])
rD[55:48] <- sat8u(rA[47:32])
rD[63:56] <- sat8u(rA[63:48])
```

**Exceptions:**

None

Instruction Class

ORVDX64 I
**lv.perm.n  Vector Nibble Elements Permute  lv.perm.n**

| 31 | . | . | . | 26 | . | . | . | 21 | . | . | . | 16 | . | . | . | 11 | . | 10 | . | 8 | . | 7 | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x66 |

**Format:**

*lv.perm.n rD,rA,rB*

**Description:**
The 4-bit elements of general-purpose register rA are permuted according to the corresponding 4-bit values in general-purpose register rB. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\text{rD}[3:0] & \leftarrow \text{rA}[\text{rB}[3:0]*4+3: \text{rB}[3:0]*4] \\
\text{rD}[7:4] & \leftarrow \text{rA}[\text{rB}[7:4]*4+3: \text{rB}[7:4]*4] \\
\text{rD}[11:8] & \leftarrow \text{rA}[\text{rB}[11:8]*4+3: \text{rB}[11:8]*4] \\
\text{rD}[15:12] & \leftarrow \text{rA}[\text{rB}[15:12]*4+3: \text{rB}[15:12]*4] \\
\text{rD}[19:16] & \leftarrow \text{rA}[\text{rB}[19:16]*4+3: \text{rB}[19:16]*4] \\
\text{rD}[23:20] & \leftarrow \text{rA}[\text{rB}[23:20]*4+3: \text{rB}[23:20]*4] \\
\text{rD}[27:24] & \leftarrow \text{rA}[\text{rB}[27:24]*4+3: \text{rB}[27:24]*4] \\
\text{rD}[31:28] & \leftarrow \text{rA}[\text{rB}[31:28]*4+3: \text{rB}[31:28]*4] \\
\text{rD}[35:32] & \leftarrow \text{rA}[\text{rB}[35:32]*4+3: \text{rB}[35:32]*4] \\
\text{rD}[39:36] & \leftarrow \text{rA}[\text{rB}[39:36]*4+3: \text{rB}[39:36]*4] \\
\text{rD}[43:40] & \leftarrow \text{rA}[\text{rB}[43:40]*4+3: \text{rB}[43:40]*4] \\
\text{rD}[47:44] & \leftarrow \text{rA}[\text{rB}[47:44]*4+3: \text{rB}[47:44]*4] \\
\text{rD}[51:48] & \leftarrow \text{rA}[\text{rB}[51:48]*4+3: \text{rB}[51:48]*4] \\
\text{rD}[55:52] & \leftarrow \text{rA}[\text{rB}[55:52]*4+3: \text{rB}[55:52]*4] \\
\text{rD}[59:56] & \leftarrow \text{rA}[\text{rB}[59:56]*4+3: \text{rB}[59:56]*4] \\
\text{rD}[63:60] & \leftarrow \text{rA}[\text{rB}[63:60]*4+3: \text{rB}[63:60]*4]
\end{align*}
\]

**Exceptions:**

Instruction Class
ORVDX64 I

[www.opencores.org](http://www.opencores.org)  Rev 1.1  226 of 227
**lv.perm.n  Vector Nibble Elements Permute  lv.perm.n**

| 31 | . | . | . | 26 | . | . | . | 21 | . | . | . | 16 | . | . | . | 11 | . | . | . | 10 | . | . | . | 8 | 7 | . | . | . | 0 |
|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|----|---|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x66 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

None

**Instruction Class**

ORVDX64 I

[www.opencores.org](http://www.opencores.org)  Rev 1.1  227 of 227
**lv.rl.b  Vector Byte Elements Rotate Left  lv.rl.b**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x67</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

*lv.rl.b* *rD*,*rA*,*rB*

**Description:**

The contents of byte elements of general-purpose register *rA* are rotated left by the number of bits specified in the lower 3 bits in each byte element of general-purpose register *rB*. The result elements are placed into general-purpose register *rD*.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
  rD[7:0] &< - rA[7:0] \text{ rl } rB[2:0] \\
\end{align*}
\]

**Exceptions:**

None
lv.rl.h Vector Half-Word Elements Rotate Left lv.rl.h

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x68</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.rl.h rD, rA, rB`

**Description:**

The contents of half-word elements of general-purpose register `rA` are rotated left by the number of bits specified in the lower 4 bits in each half-word element of general-purpose register `rB`. The result elements are placed into general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

None

Instruction Class

ORVDX64 I

www.opencores.org

Rev 1.1

229 of 229
**lv.sll** \hspace{1cm} **Vector Shift Left Logical** \hspace{1cm} **lv.sll**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0xb</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\texttt{lv.sll \, rD,\, rA,\, rB}

**Description:**

The contents of general-purpose register \( rA \) are shifted left by the number of bits specified in the lower 4 bits in each byte element of general-purpose register \( rB \), inserting zeros into the low-order bits of \( rD \). The result elements are placed into general-purpose register \( rD \).

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[ rD[63:0] \leftarrow rA[63:0] \ll rB[2:0] \]

**Exceptions:**

None

---

Instruction Class

ORVDX64 I

www.opencores.org

Rev 1.1

230 of 230
**lv.sll.b  Vector Byte Elements Shift Left Logical  lv.sll.b**

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>16</th>
<th>.</th>
<th>11</th>
<th>.</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x69</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\[ lv.sll.b \ rD, rA, rB \]

**Description:**

The contents of byte elements of general-purpose register \( rA \) are shifted left by the number of bits specified in the lower 3 bits in each byte element of general-purpose register \( rB \), inserting zeros into the low-order bits. The result elements are placed into general-purpose register \( rD \).

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\end{align*}
\]

**Exceptions:**

None

Instruction Class

ORVDX64 I
Vector Half-Word Elements Shift Left
Logical

Format:

lv.sll.h rD,rA,rB

Description:

The contents of half-word elements of general-purpose register rA are shifted left by the number of bits specified in the lower 4 bits in each half-word element of general-purpose register rB, inserting zeros into the low-order bits. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:


Exceptions:

None
**lv.sra.b**  
**Vector Byte Elements Shift Right**  
**Arithmetic**

**lv.sra.b**

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>25</th>
<th>. . .</th>
<th>21</th>
<th>20</th>
<th>. . .</th>
<th>16</th>
<th>. . .</th>
<th>11</th>
<th>10</th>
<th>. . .</th>
<th>8</th>
<th>7</th>
<th>. . .</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x6e</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.sra.b rD,rA,rB`

**Description:**

The contents of byte elements of general-purpose register rA are shifted right by the number of bits specified in the lower 3 bits in each byte element of general-purpose register rB, inserting the most significant bit of each element into the high-order bits. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```plaintext
```

**Exceptions:**

None

**Instruction Class**

ORVDX64 I
Vector Half-Word Elements Shift Right Arithmetic

**Format:**

```markdown
lv.sra.h \[rD, rA, rB\]
```

**Description:**

The contents of half-word elements of general-purpose register \(rA\) are shifted right by the number of bits specified in the lower 4 bits in each half-word element of general-purpose register \(rB\), inserting the most significant bit of each element into the high-order bits. The result elements are placed into general-purpose register \(rD\).

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```markdown
```

**Exceptions:**

None

Instruction Class

ORVDX64 I
**lv.srl**  
*Vector Shift Right Logical*  
**lv.srl**

### Format:

\[ \text{lv.srl } rD, rA, rB \]

### Description:

The contents of general-purpose register \( rA \) are shifted right by the number of bits specified in the lower 4 bits in each byte element of general-purpose register \( rB \), inserting zeros into the high-order bits of \( rD \). The result elements are placed into general-purpose register \( rD \).

### 32-bit Implementation:

N/A

### 64-bit Implementation:

\[ rD[63:0] \leftarrow rA[63:0] \gg rB[2:0] \]

### Exceptions:

None
lv.srl.b Vector Byte Elements Shift Right Logically

Format:

\texttt{lv.srl.b} rD,rA,rB

Description:
The contents of byte elements of general-purpose register rA are shifted right by the number of bits specified in the lower 3 bits in each byte element of general-purpose register rB, inserting zeros into the high-order bits. The result elements are placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

\begin{align*}
\text{rD[7:0]} & \leftarrow \text{rA[7:0]} \gg \text{rB[2:0]} \\
\text{rD[15:8]} & \leftarrow \text{rA[15:8]} \gg \text{rB[10:8]} \\
\text{rD[23:16]} & \leftarrow \text{rA[23:16]} \gg \text{rB[18:16]} \\
\text{rD[31:24]} & \leftarrow \text{rA[31:24]} \gg \text{rB[26:24]} \\
\text{rD[39:32]} & \leftarrow \text{rA[39:32]} \gg \text{rB[34:32]} \\
\text{rD[47:40]} & \leftarrow \text{rA[47:40]} \gg \text{rB[42:40]} \\
\text{rD[55:48]} & \leftarrow \text{rA[55:48]} \gg \text{rB[50:48]} \\
\text{rD[63:56]} & \leftarrow \text{rA[63:56]} \gg \text{rB[58:56]} \\
\end{align*}

Exceptions:

None
**lv.srl.h**  Vector Half-Word Elements Shift Right  Logical  lv.srl.h

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x6d</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.srl.h rD,rA,rB`

**Description:**

The contents of half-word elements of general-purpose register rA are shifted right by the number of bits specified in the lower 4 bits in each half-word element of general-purpose register rB, inserting zeros into the high-order bits. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
```

**Exceptions:**

None

---

Instruction Class
ORVDX64 I

www.opencores.org  Rev 1.1  237 of 237
lv.sub.b  Vector Byte Elements Subtract Signed  lv.sub.b

<table>
<thead>
<tr>
<th>opcode 0xa</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>reserved</th>
<th>opcode 0x71</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
</tr>
</tbody>
</table>

**Format:**

`lv.sub.b rD, rA, rB`

**Description:**
The byte elements of general-purpose register `rB` are subtracted from the byte elements of general-purpose register `rA` to form the result elements. The result elements are placed into general-purpose register `rD`.

**32-bit Implementation:**
N/A

**64-bit Implementation:**


**Exceptions:**
None
\textbf{lv.sub.h Vector Half-Word Elements Subtract Signed lv.sub.h}

| 31 | . | . | 26 | . | . | 21 | . | . | 16 | . | . | 11 | 10 | . | 8 | 7 | . | . | . | 0 |
|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|---|---|---|---|---|
| opcode 0xa | D | A | B | reserved | opcode 0x72 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

\texttt{lv.sub.h rD, rA, rB}

**Description:**

The half-word elements of general-purpose register rB are subtracted from the half-word elements of general-purpose register rA to form the result elements. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\text{rD}[15:0] & < - \text{rA}[15:0] - \text{rB}[15:0] \\
\text{rD}[31:16] & < - \text{rA}[31:16] - \text{rB}[31:16] \\
\text{rD}[63:48] & < - \text{rA}[63:48] - \text{rB}[63:48]
\end{align*}
\]

**Exceptions:**

None
Vector Byte Elements Subtract
Signed Saturated

Format:

\( \text{lv.subs.b } rD, rA, rB \)

Description:

The byte elements of general-purpose register \( rB \) are subtracted from the byte elements of general-purpose register \( rA \) to form the result elements. If the result exceeds the min/max value for the destination data type, it is saturated to the min/max value and placed into general-purpose register \( rD \).

32-bit Implementation:

N/A

64-bit Implementation:

\[
\begin{align*}
    rD[7:0] & \leftarrow \text{sat8s}(rA[7:0] + rB[7:0]) \\
    rD[15:8] & \leftarrow \text{sat8s}(rA[15:8] + rB[15:8]) \\
    rD[47:40] & \leftarrow \text{sat8s}(rA[47:40] + rB[47:40]) \\
    rD[63:56] & \leftarrow \text{sat8s}(rA[63:56] + rB[63:56])
\end{align*}
\]

Exceptions:

None
lv.subs.h Vector Half-Word Elements Subtract lv.subs.h
Signed Saturated

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>. . .</th>
<th>21</th>
<th>. . .</th>
<th>16</th>
<th>. .</th>
<th>11</th>
<th>. .</th>
<th>10</th>
<th>. .</th>
<th>8</th>
<th>7</th>
<th>. .</th>
<th>. .</th>
<th>. 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x74</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Format:

lv.subs.h rD,rA,rB

Description:
The half-word elements of general-purpose register rB are subtracted from the half-word elements of general-purpose register rA to form the result elements. If the result exceeds the min/max value for the destination data type, it is saturated to the min/max value and placed into general-purpose register rD.

32-bit Implementation:

N/A

64-bit Implementation:

rD[15:0] <- sat16s(rA[15:0] - rB[15:0])

Exceptions:

None
Vector Byte Elements Subtract
Unsigned

\texttt{lv.subu.b} \quad \texttt{lv.subu.b}

<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>. . .</th>
<th>21</th>
<th>. . .</th>
<th>16</th>
<th>. . .</th>
<th>11</th>
<th>. . .</th>
<th>8</th>
<th>7</th>
<th>. . . . . . . .</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x75</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

\texttt{lv.subu.b} \ rD,\ rA,\ rB

**Description:**

The unsigned byte elements of general-purpose register \( rB \) are subtracted from the unsigned byte elements of general-purpose register \( rA \) to form the result elements. The result elements are placed into general-purpose register \( rD \).

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\( rD[7:0] < - rA[7:0] - rB[7:0] \)

**Exceptions:**

None

Instruction Class

ORVDX64 I
**lv.subu.h**

Vector Half-Word Elements
Subtract Unsigned

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>8</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x76</td>
<td>6 bits</td>
</tr>
</tbody>
</table>

**Format:**

`lv.subu.h rD,rA,rB`

**Description:**

The unsigned half-word elements of general-purpose register rB are subtracted from the unsigned half-word elements of general-purpose register rA to form the result elements. The result elements are placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

\[
\begin{align*}
\end{align*}
\]

**Exceptions:**

None

Instruction Class
ORVDX64 I
lv.subus.b       Vector Byte Elements Subtract       lv.subus.b
Unsaturated


<table>
<thead>
<tr>
<th>31</th>
<th>. . .</th>
<th>26</th>
<th>. . .</th>
<th>21</th>
<th>. . .</th>
<th>16</th>
<th>. . .</th>
<th>11</th>
<th>. . .</th>
<th>8</th>
<th>7</th>
<th>. . .</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x77</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>3 bits</td>
<td>8 bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

`lv.subus.b rD, rA, rB`

**Description:**
The unsigned byte elements of general-purpose register `rB` are subtracted from the unsigned byte elements of general-purpose register `rA` to form the result elements. If the result exceeds the min/max value for the destination data type, it is saturated to the min/max value and placed into general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```c
rD[7:0] <- sat8u(rA[7:0] + rB[7:0])
rD[47:40] <- sat8u(rA[47:40] + rB[47:40])
rD[63:56] <- sat8u(rA[63:56] + rB[63:56])
```

**Exceptions:**

None
lv.subus.h  Vector Half-Word Elements
Subtract Unsigned Saturated
lv.subus.h

| 31 | . | . | . | 26 | . | . | 25 | . | . | 21 | . | . | 20 | . | . | 16 | . | . | 15 | . | . | 11 | . | . | 8 | . | . | . | . | 7 | . | . | . | . | . | 0 |
|----|---|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|---|---|----|
| opcode 0xa | D | A | B | reserved | opcode 0x78 |
| 6 bits | 5 bits | 5 bits | 5 bits | 3 bits | 8 bits |

**Format:**

```
 lv.subus.h  rD,rA,rB
```

**Description:**

The unsigned half-word elements of general-purpose register rB are subtracted from the unsigned half-word elements of general-purpose register rA to form the result elements. If the result exceeds the min/max value for the destination data type, it is saturated to the min/max value and placed into general-purpose register rD.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
 rD[15:0]  <-  sat16u(rA[15:0] - rB[15:0])
```

**Exceptions:**

None

Instruction Class
ORVDX64 I
lv.unpack.b  Vector Byte Elements Unpack  lv.unpack.b

<table>
<thead>
<tr>
<th>31</th>
<th>.</th>
<th>.</th>
<th>26</th>
<th>25</th>
<th>.</th>
<th>21</th>
<th>20</th>
<th>.</th>
<th>16</th>
<th>15</th>
<th>.</th>
<th>11</th>
<th>10</th>
<th>.</th>
<th>8</th>
<th>7</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>.</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x79</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**

```
lv.unpack.b rD, rA, rB
```

**Description:**
The lower half of the 4-bit elements in general-purpose register rA are sign-extended and placed into general-purpose register rD.

**32-bit Implementation:**
N/A

**64-bit Implementation:**

```
rD[7:0] < - exts(rA[3:0])
rD[15:8] < - exts(rA[7:4])
rD[47:40] < - exts(rA[23:20])
rD[63:56] < - exts(rA[31:28])
```

**Exceptions:**
None
**lv.unpack.h**  
**Vector Half-Word Elements**  
**Unpack**  
**lv.unpack.h**

<table>
<thead>
<tr>
<th>Field</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-26</td>
<td>opcode 0xa</td>
</tr>
<tr>
<td>25-20</td>
<td>D</td>
</tr>
<tr>
<td>19-15</td>
<td>A</td>
</tr>
<tr>
<td>14-10</td>
<td>B</td>
</tr>
<tr>
<td>9-11</td>
<td>reserved</td>
</tr>
<tr>
<td>8</td>
<td>opcode 0x7a</td>
</tr>
<tr>
<td>6</td>
<td>6 bits</td>
</tr>
<tr>
<td>5</td>
<td>5 bits</td>
</tr>
<tr>
<td>5</td>
<td>5 bits</td>
</tr>
<tr>
<td>3</td>
<td>3 bits</td>
</tr>
<tr>
<td>0</td>
<td>8 bits</td>
</tr>
</tbody>
</table>

**Format:**

`lv.unpack.h rD, rA, rB`

**Description:**

The lower half of the 8-bit elements in general-purpose register `rA` are sign-extended and placed into general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**

```
rd[15:0] <- exts(ra[7:0])
rd[31:16] <- exts(ra[15:8])
rd[63:48] <- exts(ra[31:24])
```

**Exceptions:**

None
lv.xor Vector Exclusive Or lv.xor

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>21</th>
<th>16</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode 0xa</td>
<td>D</td>
<td>A</td>
<td>B</td>
<td>reserved</td>
<td>opcode 0x7b</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
</tr>
</tbody>
</table>

**Format:**

`lv.xor rD, rA, rB`

**Description:**

The contents of general-purpose register `rA` are combined with the contents of general-purpose register `rB` in a bit-wise logical XOR operation. The result is placed into general-purpose register `rD`.

**32-bit Implementation:**

N/A

**64-bit Implementation:**


**Exceptions:**

None
6 Exception Model

This chapter describes the various exception types and their handling.

6.1 Introduction

The exception mechanism allows the processor to change to supervisor state as a result of external signals, errors, or unusual conditions arising in the execution of instructions. When exceptions occur, information about the state of the processor is saved to certain registers and the processor begins execution at the address predetermined for each exception. Processing of exceptions begins in supervisor mode.

The OpenRISC 1000 architecture has special support for fast exception processing – also called fast context switch support. This allows very rapid interrupt processing. It is achieved with shadowing general-purpose and some special registers.

The architecture requires that all exceptions be handled in strict order with respect to the instruction stream. When an instruction-caused exception is recognized, any unexecuted instructions that appear earlier in the instruction stream are required to complete before the exception is taken.

Exceptions can occur while an exception handler routine is executing, and multiple exceptions can become nested. Support for fast exceptions allows fast nesting of exceptions until all shadowed registers are used. If context switching is not implemented, nested exceptions should not occur.

6.2 Exception Classes

All exceptions can be described as precise or imprecise and either synchronous or asynchronous. Synchronous exceptions are caused by instructions and asynchronous exceptions are caused by events external to the processor.

<table>
<thead>
<tr>
<th>Type</th>
<th>Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Asynchronous/nonmaskable</td>
<td>Bus Error, Reset</td>
</tr>
<tr>
<td>Asynchronous/maskable</td>
<td>External Interrupt, Tick Timer</td>
</tr>
<tr>
<td>Synchronous/precise</td>
<td>Instruction-caused exceptions</td>
</tr>
<tr>
<td>Synchronous/imprecise</td>
<td>None</td>
</tr>
</tbody>
</table>

Table 6-1. Exception Classes

Whenever an exception occurs, current PC is saved to current EPCR and new PC is set with the vector address according to Table 6-2.
<table>
<thead>
<tr>
<th>Exception Type</th>
<th>Vector Offset</th>
<th>Causal Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>0x100</td>
<td>Caused by software or hardware reset.</td>
</tr>
<tr>
<td>Bus Error</td>
<td>0x200</td>
<td>The causes are implementation-specific, but typically they are related to bus errors and attempts to access invalid physical address.</td>
</tr>
<tr>
<td>Data Page Fault</td>
<td>0x300</td>
<td>No matching PTE found in page tables or page protection violation for load/store operations.</td>
</tr>
<tr>
<td>Instruction Page Fault</td>
<td>0x400</td>
<td>No matching PTE found in page tables or page protection violation for instruction fetch.</td>
</tr>
<tr>
<td>Tick Timer</td>
<td>0x500</td>
<td>Tick timer interrupt asserted.</td>
</tr>
<tr>
<td>Alignment</td>
<td>0x600</td>
<td>Load/store access to naturally not aligned location.</td>
</tr>
<tr>
<td>Illegal Instruction</td>
<td>0x700</td>
<td>Illegal instruction in the instruction stream.</td>
</tr>
<tr>
<td>External Interrupt</td>
<td>0x800</td>
<td>External interrupt asserted.</td>
</tr>
<tr>
<td>D-TLB Miss</td>
<td>0x900</td>
<td>No matching entry in DTLB (DTLB miss).</td>
</tr>
<tr>
<td>I-TLB Miss</td>
<td>0xA00</td>
<td>No matching entry in ITLB (ITLB miss).</td>
</tr>
<tr>
<td>Range</td>
<td>0xB00</td>
<td>If programmed in the SR, the setting of certain flags, like SR[OV], causes a range exception. On OpenRISC implementations with less than 32 GPRs when accessing unimplemented architectural GPRs. On all implementations if SR[CID] had to go out of range in order to process next exception.</td>
</tr>
<tr>
<td>System Call</td>
<td>0xC00</td>
<td>System call initiated by software.</td>
</tr>
<tr>
<td>Floating Point</td>
<td>0xD00</td>
<td>Caused by floating point instructions when FPCSR status flags are set by FPU and FPCSR[FPEE] is set.</td>
</tr>
<tr>
<td>Trap</td>
<td>0xE00</td>
<td>Caused by the l.trap instruction or by debug unit.</td>
</tr>
<tr>
<td>Reserved</td>
<td>0xF00 – 0x1400</td>
<td>Reserved for future use.</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x1500 – 0x1800</td>
<td>Reserved for implementation-specific exceptions.</td>
</tr>
<tr>
<td>Reserved</td>
<td>0x1900 – 0x1F00</td>
<td>Reserved for custom exceptions.</td>
</tr>
</tbody>
</table>

Table 6-2. Exception Types and Causal Conditions
6.3 Exception Processing

Whenever an exception occurs, the current/next PC is saved to the current EPCR except if the current instruction is in the delay slot. If the PC points to the delay slot instruction, PC-4 is saved to the current EPCR and SR[DSX] is set. Table 6-3 defines what are current/next PC and effective address.

The SR is saved to the current ESR.

Current EPCR/ESR are identified by SR[CID]. If fast context switching is not implemented then current EPCR/ESR are always EPCR0/ESR0.

In addition, the current EEAR is set with the effective address in question if one of the following exceptions occurs: Bus Error, IMMU page fault, DMMU page fault, Alignment, I-TLB miss, D-TLB miss.

<table>
<thead>
<tr>
<th>Exception</th>
<th>Priority</th>
<th>EPCR (no delay slot)</th>
<th>EPCR (delay slot)</th>
<th>EEAR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Bus Error</td>
<td>4 (insn)</td>
<td>Address of instruction that caused exception</td>
<td>Address of jump instruction before the instruction that caused exception</td>
<td>Load/store/fetch virtual EA</td>
</tr>
<tr>
<td></td>
<td>9 (data)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Page Fault</td>
<td>8</td>
<td>Address of instruction that caused exception</td>
<td>Address of jump instruction before the instruction that caused exception</td>
<td>Load/store virtual EA</td>
</tr>
<tr>
<td>Instruction Page Fault</td>
<td>3</td>
<td>Address of instruction that caused exception</td>
<td>Address of jump instruction before the instruction that caused exception</td>
<td>Instruction fetch virtual EA</td>
</tr>
<tr>
<td>Tick Timer</td>
<td>12</td>
<td>Address of next not executed instruction</td>
<td>Address of just executed jump instruction</td>
<td>-</td>
</tr>
<tr>
<td>Alignment</td>
<td>6</td>
<td>Address of instruction that caused exception</td>
<td>Address of jump instruction before the instruction that caused exception</td>
<td>Load/store virtual EA</td>
</tr>
<tr>
<td>Illegal Instruction</td>
<td>5</td>
<td>Address of instruction that caused exception</td>
<td>Address of jump instruction before the instruction that caused exception</td>
<td>Instruction fetch virtual EA</td>
</tr>
<tr>
<td>External Interrupt</td>
<td>12</td>
<td>Address of next not executed instruction</td>
<td>Address of just executed jump instruction</td>
<td>-</td>
</tr>
<tr>
<td>D-TLB Miss</td>
<td>7</td>
<td>Address of instruction that caused exception</td>
<td>Address of jump instruction before the instruction that caused exception</td>
<td>Load/store virtual EA</td>
</tr>
<tr>
<td>I-TLB Miss</td>
<td>2</td>
<td>Address of instruction that caused exception</td>
<td>Address of jump instruction before the instruction that caused exception</td>
<td>Instruction fetch virtual EA</td>
</tr>
<tr>
<td>Range</td>
<td>10</td>
<td>Address of instruction that caused exception</td>
<td>Address of jump instruction before the instruction that caused exception</td>
<td>-</td>
</tr>
<tr>
<td>System Call</td>
<td>7</td>
<td>Address of next not executed instruction</td>
<td>Address of just executed jump instruction</td>
<td>-</td>
</tr>
</tbody>
</table>
### Exception Priority EPCR (no delay slot) EPCR (delay slot) EEAR
---
<table>
<thead>
<tr>
<th>Exception</th>
<th>Priority</th>
<th>EPCR (no delay slot)</th>
<th>EPCR (delay slot)</th>
<th>EEAR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Floating Point</td>
<td>11</td>
<td>Address of next not</td>
<td>Address of just</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>executed instruction</td>
<td>executed jump</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>instruction</td>
<td></td>
</tr>
<tr>
<td>Trap</td>
<td>7</td>
<td>Address of instruction</td>
<td>Address of jump</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>that caused exception</td>
<td>instruction before</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>instruction that</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>caused exception</td>
<td></td>
</tr>
</tbody>
</table>

**Table 6-3. Values of EPCR and EEAR After Exception**

If fast context switching is used, SR[CID] is incremented with each new exception so that a new set of shadowed registers is used. If SR[CID] will overflow with the current exception, a range exception is invoked.

However, if SR[CE] is not set, fast context switching is not enabled. In this case all registers that will be modified by exception handler routine must first be saved.

All exceptions set a new SR where both MMUs are disabled (address translation disabled), supervisor mode is turned on, and tick timer exceptions and interrupts are disabled. (SR[DME]=0, SR[IME]=0, SR[SM]=1, SR[IEE]=0 and SR[TEE]=0).

When enough machine state information has been saved by the exception handler, SR[TTE] and SR[IEE] can be re-enabled so that tick timer and external interrupts are not blocked.

When returning from an exception handler with `l.rfe`, SR and PC are restored. If SR[CE] is set, CID will be automatically decremented and the previous machine state will be restored; otherwise, general-purpose registers previously saved by exception handler need to be restored as well.

### 6.4 Fast Context Switching (Optional)

Fast context switching is a technique that reduces register storing to stack when exceptions occur. Only one type of exception can be handled, so it is up to the software to figure out what caused it. Using software, both interrupt handler invocation and thread switching can be handled very quickly. The hardware should be capable of switching between contexts in only one cycle.

Context can also be switched during an exception or by using a supervisor register CXR (context register) available only in supervisor mode. CXR is the same for all contexts.

#### 6.4.1 Changing Context in Supervisor Mode

The read/write register CXR consists of two parts: the lower 16 bits represents the current context register set. The upper 16 bits represent the current CID. CCID cannot be accessed in user mode. Writing to CCID causes an immediate context change.
from CCID returns the running (current) context ID. The context where CID=0 is also
called the main context.

<table>
<thead>
<tr>
<th>BIT</th>
<th>31-16</th>
<th>15-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>CCID</td>
<td>CCRS</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

CCRS has two functions:
- When an exception occurs, it holds the previous CID.
- It is used to access other context's registers.

### 6.4.2 Context Switch Caused by Exception

When an exception occurs and fast context switching is enabled, the CCID is
copied to CCRS and then set to zero, thus switching to main context.

Functions of the main context are:
- Switching between threads
- Handling exceptions
- Preparing, loading, saving, and releasing context identifiers to/from the CID table

CXR should be stored in a general-purpose register as soon as possible, to allow
further exception nesting.

The following table shows an example how the CID table could be used. Generally,
there is no need that free exception contexts are equal.

<table>
<thead>
<tr>
<th>CID</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Exception contexts</td>
</tr>
<tr>
<td>5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Thread contexts</td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Main context</td>
</tr>
</tbody>
</table>

Four thread contexts are loaded, and software can switch between them freely using
main context, running in supervisor mode. When an exception occurs, first need to be
determined what caused it and switch to the next free exception context. Since exceptions
can be nested, more free contexts may have to be available. Some of the contexts thus
need to be stored to memory in order to switch to a new exception.
The algorithm used in the main context to handle context saving/restoring and switching can be kept as simple as possible. It should have enough (of its own) registers to store information such as:

- Current running CID
- Next exception
- Thread cycling info
- Pointers to context table in memory
- Copy of CXR

If the number of interrupts is significant, some sort of deferred interrupts calls mechanism can be used. The main context algorithm should store just I/O information passed by the interrupt for further execution and return from main context as soon as possible.

### 6.4.3 Accessing Other Contexts’ Registers

This operation can be done only in supervisor mode. In the basic instruction set we have the `l.mtspr` and `l.mfspr` instructions that are used to access shadowed registers.
7 Memory Model

This chapter describes the OpenRISC 1000 weakly ordered memory model.

7.1 Memory

Memory is byte-addressed with halfword accesses aligned on 2-byte boundaries, singleword accesses aligned on 4-byte boundaries, and doubleword accesses aligned on 8-byte boundaries.

7.2 Memory Access Ordering

The OpenRISC 1000 architecture specifies a weakly ordered memory model for uniprocessor and shared memory multiprocessor systems. This model has the advantage of a higher-performance memory system but places the responsibility for strict access ordering on the programmer.

The order in which the processor performs memory access, the order in which those accesses complete in memory, and the order in which those accesses are viewed by another processor may all be different. Two means of enforcing memory access ordering are provided to allow programs in uniprocessor and multiprocessor system to share memory.

An OpenRISC 1000 processor implementation may also implement a more restrictive, strongly ordered memory model. Programs written for the weakly ordered memory model will automatically work on processors with strongly ordered memory model.

7.2.1 Memory Synchronize Instruction

The \texttt{lmsync} instruction permits the program to control the order in which load and store operations are performed. This synchronization is accomplished by requiring programs to indicate explicitly in the instruction stream, by inserting a memory sync instruction, that synchronization is required. The memory sync instruction ensures that all memory accesses initiated by a program have been performed before the next instruction is executed.

OpenRISC 1000 processor implementations, that implement the strongly-ordered memory model instead of the weakly-ordered one, can execute memory synchronization instruction as a no-operation instruction.

7.2.2 Pages Designated as Weakly-Ordered-Memory

When a memory page is designated as a Weakly-Ordered-Memory (WOM) page, instructions and data can be accessed out-of-order and with prefetching. When a page is
designated as not WOM, instruction fetches and load/store operations are performed in-order without any prefetching.

OpenRISC 1000 scalar processor implementations, that implement strongly-ordered memory model instead of the weakly-ordered one and perform load and store operations in-order, are not required to implement the WOM bit in the MMU.

### 7.3 Atomicity

A memory access is atomic if it is always performed in its entirety with no visible fragmentation. Atomic memory accesses are specifically required to implement software semaphores and other shared structures in systems where two different processes on the same processor, or two different processors in a multiprocessor environment, access the same memory location with intent to modify it.

The OpenRISC 1000 architecture provides two dedicated instructions that together perform an atomic read-modify-write operation. 

\[
\text{Instruction } \llwa \text{ } rD, I(rA) \\
\llswa \text{ } I(rA), rB
\]

Instruction \textit{llwa} loads single word from memory, creating a reservation for a subsequent conditional store operation. A special register, invisible to the programmer, is used to hold the address of the memory location, which is used in the atomic read-modify-write operation.

The reservation for a subsequent \textit{lswa} is cancelled if another master reads the same memory location (snoop hit), another l.lwa is executed or if the software explicitly clears the reservation register.

If a reservation is still valid when the corresponding l.swa is executed, l.swa stores general-purpose register rB into the memory. If reservation was cancelled, l.swa is executed as \textit{no operation}. 


8 Memory Management

This chapter describes the virtual memory and access protection mechanisms for memory management within the OpenRISC 1000 architecture.

Note that this chapter describes the address translation mechanism from the perspective of the programming model. As such, it describes the structure of the page tables, the MMU conditions that cause MMU related exceptions and the MMU registers. The hardware implementation details that are invisible to the OpenRISC 1000 programming model, such as MMU organization and TLB size, are not contained in the architectural definition.

8.1 MMU Features

The OpenRISC 1000 memory management unit includes the following principal features:

- Support for effective address (EA) of 32 bits and 64 bits
- Support for implementation specific size of physical address spaces up to 35 address bits (32 GByte)
- Three different page sizes:
  - Level 0 pages (32 Gbyte; only with 64-bit EA) translated with D/I Area Translation Buffer (ATB)
  - Level 1 pages (16 MByte) translated with D/I Area Translation Buffer (ATB)
  - Level 2 pages (8 Kbyte) translated with D/I Translation Lookaside Buffer (TLB)
- Address translation using one-, two- or three-level page tables
- Powerful page based access protection with support for demand-paged virtual memory
- Support for simultaneous multi-threading (SMT)

8.2 MMU Overview

The primary functions of the MMU in an OpenRISC 1000 processor are to translate effective addresses to physical addresses for memory accesses. In addition, the MMU provides various levels of access protection on a page-by-page basis. Note that this chapter describes the conceptual model of the OpenRISC 1000 MMU and implementations may differ in the specific hardware used to implement this model.

Two general types of accesses generated by OpenRISC 1000 processors require address translation – instruction accesses generated by the instruction fetch unit, and data accesses generated by the load and store unit. Generally, the address translation mechanism is defined in terms of page tables used by OpenRISC 1000 processors to locate the effective to physical address mapping for instruction and data accesses.
The definition of page table data structures provides significant flexibility for the implementation of performance enhancement features in a wide range of processors. Therefore, the performance enhancements used to the page table information on-chip vary from implementation to implementation.

Translation lookaside buffers (TLBs) are commonly implemented in OpenRISC 1000 processors to keep recently-used page address translations on-chip. Although their exact implementation is not specified, the general concepts that are pertinent to the system software are described.

![Diagram of Translation of Effective to Physical Address - Simplified block diagram for 32-bit processor implementations](image)

Large areas can be translated with optional facility called Area Translation Buffer (ATB). ATBs translate 16MB and 32GB pages. If xTLB and xATB have a match on the same virtual address, xTLB is used.

The MMU, together with the exception processing mechanism, provides the necessary support for the operating system to implement a paged virtual memory environment and for enforcing protection of designated memory areas.
8.3 MMU Exceptions

To complete any memory access, the effective address must be translated to a physical address. An MMU exception occurs if this translation fails.

TLB miss exceptions can happen only on OpenRISC 1000 processor implementations that do TLB reload in software.

The page fault exceptions that are caused by missing PTE in page table or page access protection can happen on any OpenRISC 1000 processor implementations.

<table>
<thead>
<tr>
<th>EXCEPTION NAME</th>
<th>VECTOR OFFSET</th>
<th>CAUSING CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Page Fault</td>
<td>0x300</td>
<td>No matching PTE found in page tables or page protection violation for load/store operations.</td>
</tr>
<tr>
<td>Instruction Page Fault</td>
<td>0x400</td>
<td>No matching PTE found in page tables or page protection violation for instruction fetch.</td>
</tr>
<tr>
<td>DTLB Miss</td>
<td>0x900</td>
<td>No matching entry in DTLB.</td>
</tr>
<tr>
<td>ITLB Miss</td>
<td>0xA00</td>
<td>No matching entry in ITLB.</td>
</tr>
</tbody>
</table>

Table 8-1. MMU Exceptions

The state saved by the processor for each of the exceptions in Table 9-2 contains information that identifies the address of the failing instruction. Refer to the chapter entitled “Error! Reference source not found.” on page Error! Bookmark not defined. for a more detailed description of exception processing.

8.4 MMU Special-Purpose Registers

Table 8-2 summarizes the registers that the operating system uses to program the MMU. These registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode only.

Table 8-2 does not show two configuration registers that are implemented if implementation implements configuration registers. DMMUCFGR and IMMUCFGR describe capability of DMMU and IMMU.

<table>
<thead>
<tr>
<th>Grp #</th>
<th>Reg #</th>
<th>Reg Name</th>
<th>USER MODE</th>
<th>SUPV MODE</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>DMMUCR</td>
<td>–</td>
<td>R/W</td>
<td>Data MMU Control register</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>DMMUPR</td>
<td>–</td>
<td>R/W</td>
<td>Data MMU Protection Register</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>DTLBEIR</td>
<td>–</td>
<td>W</td>
<td>Data TLB Entry Invalidate register</td>
</tr>
<tr>
<td>1</td>
<td>4-7</td>
<td>DATBMR0-DATBMR3</td>
<td>–</td>
<td>R/W</td>
<td>Data ATB Match registers</td>
</tr>
<tr>
<td></td>
<td>8-11</td>
<td>DATBTR0- DATBTR3</td>
<td>–</td>
<td>R/W</td>
<td>Data ATB Translate registers</td>
</tr>
<tr>
<td>---</td>
<td>------</td>
<td>-------------------</td>
<td>---</td>
<td>----</td>
<td>-----------------------------</td>
</tr>
<tr>
<td>1</td>
<td>512- 639</td>
<td>DTLBW0MR0- DTLBW0MR127</td>
<td>–</td>
<td>R/W</td>
<td>Data TLB Match registers Way 0</td>
</tr>
<tr>
<td>1</td>
<td>640- 767</td>
<td>DTLBW0TR0- DTLBW0TR127</td>
<td>–</td>
<td>R/W</td>
<td>Data TLB Translate registers Way 0</td>
</tr>
<tr>
<td>1</td>
<td>768- 895</td>
<td>DTLBW1MR0- DTLBW1MR127</td>
<td>–</td>
<td>R/W</td>
<td>Data TLB Match registers Way 1</td>
</tr>
<tr>
<td>1</td>
<td>896- 1023</td>
<td>DTLBW1TR0- DTLBW1TR127</td>
<td>–</td>
<td>R/W</td>
<td>Data TLB Translate registers Way 1</td>
</tr>
<tr>
<td>1</td>
<td>1024- 1151</td>
<td>DTLBW2MR0- DTLBW2MR127</td>
<td>–</td>
<td>R/W</td>
<td>Data TLB Match registers Way 2</td>
</tr>
<tr>
<td>1</td>
<td>1152- 1279</td>
<td>DTLBW2TR0- DTLBW2TR127</td>
<td>–</td>
<td>R/W</td>
<td>Data TLB Translate registers Way 2</td>
</tr>
<tr>
<td>1</td>
<td>1280- 1407</td>
<td>DTLBW3MR0- DTLBW3MR127</td>
<td>–</td>
<td>R/W</td>
<td>Data TLB Match registers Way 3</td>
</tr>
<tr>
<td>1</td>
<td>1408- 1535</td>
<td>DTLBW3TR0- DTLBW3TR127</td>
<td>–</td>
<td>R/W</td>
<td>Data TLB Translate registers Way 3</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>IMMUCR</td>
<td>–</td>
<td>R/W</td>
<td>Instruction MMU Control register</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>IMMUPR</td>
<td>–</td>
<td>R/W</td>
<td>Instruction MMU Protection Register</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>ITLBIEIR</td>
<td>–</td>
<td>W</td>
<td>Instruction TLB Entry Invalidate register</td>
</tr>
<tr>
<td>2</td>
<td>4-7</td>
<td>IATBMR0- IATBMR3</td>
<td>–</td>
<td>R/W</td>
<td>Instruction ATB Match registers</td>
</tr>
<tr>
<td>2</td>
<td>8-11</td>
<td>IATBTR0- IATBTR3</td>
<td>–</td>
<td>R/W</td>
<td>Instruction ATB Translate registers</td>
</tr>
<tr>
<td>2</td>
<td>512- 639</td>
<td>ITLBW0MR0- ITLBW0MR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Match registers Way 0</td>
</tr>
<tr>
<td>2</td>
<td>640- 767</td>
<td>ITLBW0TR0- ITLBW0TR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Translate registers Way 0</td>
</tr>
<tr>
<td>2</td>
<td>768- 895</td>
<td>ITLBW1MR0- ITLBW1MR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Match registers Way 1</td>
</tr>
<tr>
<td>2</td>
<td>896- 1023</td>
<td>ITLBW1TR0- ITLBW1TR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Translate registers Way 1</td>
</tr>
<tr>
<td>2</td>
<td>1024- 1151</td>
<td>ITLBW2MR0- ITLBW2MR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Match registers Way 2</td>
</tr>
<tr>
<td>2</td>
<td>1152- 1279</td>
<td>ITLBW2TR0- ITLBW2TR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Translate registers Way 2</td>
</tr>
<tr>
<td>2</td>
<td>1280- 1407</td>
<td>ITLBW3MR0- ITLBW3MR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Match registers Way 3</td>
</tr>
<tr>
<td>2</td>
<td>1408- 1535</td>
<td>ITLBW3TR0- ITLBW3TR127</td>
<td>–</td>
<td>R/W</td>
<td>Instruction TLB Translate registers Way 3</td>
</tr>
</tbody>
</table>

Table 8-2. List of MMU Special-Purpose Registers
As TLBs are noncoherent caches of PTEs, software that changes the page tables in any way must perform the appropriate TLB invalidate operations to keep the on-chip TLBs coherent with respect to the page tables in memory.

### 8.4.1 Data MMU Control Register (DMMUCR)

The DMMUCR is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode. It provides general control of the DMMU.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-10</th>
<th>9-1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>PTBP</td>
<td>Reserved</td>
<td>DTF</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>DTF</th>
<th>DTLB Flush</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DTLB ready for operation</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>DTLB flush request/status</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>PTBP</th>
<th>Page Table Base Pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>22-bit pointer to the base of page directory/table</td>
<td></td>
</tr>
</tbody>
</table>

Table 8-3. DMMUCR Field Descriptions

The PTBP field in the DMMUCR is required only in implementations with hardware PTE reload support. Implementations that use software TLB reload are not required to implement this field because the page table base pointer is stored in a TLB miss exception handler’s variable.

The DTF is optional and when implemented it flushes entire DTLB.

### 8.4.2 Data MMU Protection Register (DMMUPR)

The DMMUPR is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It defines 7 protection groups indexed by PPI fields in PTEs.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>UWE7</td>
<td>URE7</td>
<td>SWE7</td>
<td>SRE7</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
</table>
### Table 8-4. DMMUPR Field Descriptions

A DMMUPR is required only in implementations with hardware PTE reload support. Implementations that use software TLB reload are not required to implement this register; instead a TLB miss handler should have a software variable as replacement for the DMMUPR and it should do a software look-up operation and set DTLBWyTRx protection bits accordingly.

#### 8.4.3 Instruction MMU Control Register (IMMUCR)

The IMMUCR is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It provides general control of the IMMU.
<table>
<thead>
<tr>
<th>Identifier</th>
<th>PTBP</th>
<th>Reserved</th>
<th>ITF</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>0</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ITF</th>
<th>ITLB Flush</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ITLB ready for operation</td>
</tr>
<tr>
<td>1</td>
<td>ITLB flush request/status</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PTBP</th>
<th>Page Table Base Pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>N 22-bit pointer to the base of page directory/table</td>
<td></td>
</tr>
</tbody>
</table>

Table 8-5. IMMUCR Field Descriptions

The PTBP field in xMMUCR is required only in implementations with hardware PTE reload support. Implementations that use software TLB reload are not required to implement this field because the page table base pointer is stored in a TLB miss exception handler’s variable.

The ITF is optional and when implemented it flushes entire ITLB.

8.4.4 Instruction MMU Protection Register (IMMUPR)

The IMMUP register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It defines 7 protection groups indexed by PPI fields in PTEs.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>UXE7</td>
<td>SXE7</td>
<td>UXE6</td>
<td>SXE6</td>
<td>UXE5</td>
<td>SXE5</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>UXE4</td>
<td>SXE4</td>
<td>UXE3</td>
<td>SXE3</td>
<td>UXE2</td>
<td>SXE2</td>
<td>UXE1</td>
<td>SXE1</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SXEx</th>
<th>Supervisor Execute Enable x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Instruction fetch in supervisor mode not permitted</td>
</tr>
<tr>
<td>1</td>
<td>Instruction fetch in supervisor mode permitted</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>UXEx</th>
<th>User Execute Enable x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Instruction fetch in user mode not permitted</td>
</tr>
</tbody>
</table>
The IMMUPR is required only in implementations with hardware PTE reload support. Implementations that use software TLB reload are not required to implement this register; instead the TLB miss handler should have a software variable as replacement for the IMMUPR register and it should do a software look-up operation and set ITLBWyTRx protection bits accordingly.

### 8.4.5 Instruction/Data TLB Entry Invalidate Registers (xTLBEIR)

The instruction/data TLB entry invalidate registers are special-purpose registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode. They are 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementation.

The xTLBEIR is written with the effective address. The corresponding xTLB entry is invalidated in the local processor.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>Reset</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-0</td>
<td>EA</td>
<td>0</td>
<td>Write Only</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>EA</th>
<th>Effective Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>EA that targets TLB entry inside TLB</td>
<td></td>
</tr>
</tbody>
</table>

### 8.4.6 Instruction/Data Translation Lookaside Buffer Way y Match Registers (xTLBWyMR0-xTLBWyMR127)

The xTLBWyMR registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

Together with the xTLBWyTR registers they cache translation entries used for translating virtual to physical address. A virtual address is formed from the EA generated during instruction fetch or load/store operation, and the SR[CID] field. xTLBWyMR registers hold a tag that is compared with the current virtual address generated by the CPU core. Together with the xTLBWyTR registers and match logic they form a core part of the xMMU.
<table>
<thead>
<tr>
<th>Bit</th>
<th>31-12</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>VPN</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>11-8</th>
<th>7-6</th>
<th>5-2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>LRU</td>
<td>CID</td>
<td>PL1</td>
<td>V</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>V</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 TLB entry invalid</td>
</tr>
<tr>
<td></td>
<td>1 TLB entry valid</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PL1</th>
<th>Page Level 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Page level is 2</td>
</tr>
<tr>
<td></td>
<td>1 Page level is 1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CID</th>
<th>Context ID</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0-15 TLB entry translates for CID</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>LRU</th>
<th>Last Recently used</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0-3 Index in LRU queue (lower the number, more recent access)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>VPN</th>
<th>Virtual Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0-N Number of the virtual frame that must match EA</td>
</tr>
</tbody>
</table>

**Table 8-8. xTLBMR Field Descriptions**

The CID bits can be hardwired to zero if the implementation does not support fast context switching and SR[CID] bits.
8.4.7 Data Translation Lookaside Buffer Way y Translate Registers
(DTLBWyTR0-DTLBWyTR127)

The DTLBWyTR registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

Together with the DTLBWyMR registers they cache translation entries used for translating virtual to physical address. A virtual address is formed from the EA generated during a load/store operation, and the SR[CID] field. Together with the DTLBWyMR registers and match logic they form a core of the DMMU.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>31-12</th>
<th>11-10</th>
<th>9</th>
<th>8</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>PPN</td>
<td>Reserved</td>
<td>SWE</td>
<td>SRE</td>
<td>UWE</td>
</tr>
<tr>
<td>Reset</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>R/W</td>
<td></td>
<td>RW</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>URE</td>
<td>D</td>
<td>A</td>
<td>WOM</td>
<td>WBC</td>
<td>CI</td>
<td>CC</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td></td>
</tr>
</tbody>
</table>

| CC | Cache Coherency |
|    | 0 Data cache coherency is not enforced for this page |
|    | 1 Data cache coherency is enforced for this page |

| CI | Cache Inhibit |
|    | 0 Cache is enabled for this page |
|    | 1 Cache is disabled for this page |

| WBC | Write-Back Cache |
|     | 0 Data cache uses write-through strategy for data from this page |
|     | 1 Data cache uses write-back strategy for data from this page |

| WOM | Weakly-Ordered Memory |
|     | 0 Strongly-ordered memory model for this page |
|     | 1 Weakly-ordered memory model for this page |

| A | Accessed |
|   | 0 Page was not accessed |
|   | 1 Page was accessed |

| D | Dirty |
|   | 0 Page was not modified |
|   | 1 Page was modified |

| URE | User Read Enable x |
Table 8-9. DTLBTR Field Descriptions

8.4.8 Instruction Translation Lookaside Buffer Way y Translate Registers (ITLBWyTR0-ITLBWyTR127)

The ITLBWyTR registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

Together with the ITLBWyMR registers they cache translation entries used for translating virtual to physical address. A virtual address is formed from the EA generated during an instruction fetch operation, and the SR[CID] field. Together with the ITLBWyMR registers and match logic they form a core part of the IMMU.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-12</th>
<th>11-8</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>PPN</td>
<td>Reserved</td>
<td>UXE</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>SXE</td>
<td>D</td>
<td>A</td>
<td>WOM</td>
<td>WBC</td>
<td>CI</td>
<td>CC</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CC</th>
<th>Cache Coherency</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data cache coherency is not enforced for this page</td>
</tr>
<tr>
<td>1</td>
<td>Data cache coherency is enforced for this page</td>
</tr>
</tbody>
</table>
### CI
- **Cache Inhibit**
  - 0 Cache is enabled for this page
  - 1 Cache is disabled for this page

### WBC
- **Write-Back Cache**
  - 0 Data cache uses write-through strategy for data from this page
  - 1 Data cache uses write-back strategy for data from this page

### WOM
- **Weakly-Ordered Memory**
  - 0 Strongly-ordered memory model for this page
  - 1 Weakly-ordered memory model for this page

### A
- **Accessed**
  - 0 Page was not accessed
  - 1 Page was accessed

### D
- **Dirty**
  - 0 Page was not modified
  - 1 Page was modified

### SXE
- **Supervisor Execute Enable x**
  - 0 Instruction fetch operation in supervisor mode not permitted
  - 1 Instruction fetch operation in supervisor mode permitted

### UXE
- **User Execute Enable x**
  - 0 Instruction fetch operation in user mode not permitted
  - 1 Instruction fetch operation in user mode permitted

### PPN
- **Physical Page Number**
  - 0-N Number of the physical frame in memory

**Table 8-10. ITLBWyTR Field Descriptions**

---

### 8.4.9 Instruction/Data Area Translation Buffer Match Registers (xATBMR0-xATBMR3)

The xATBMR registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

Together with the xATBTR registers they cache translation entries used for translating virtual to physical address of large address space areas. A virtual address is formed from the EA generated during an instruction fetch or load/store operation, and the SR[CID] field. xATBMR registers hold a tag that is compared with the current virtual address generated by the CPU core. Together with the xATBTR registers and match logic they form a core part of the xMMU.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>VPN</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>
The CID bits can be hardwired to zero if the implementation does not support fast context switching and SR[CID] bits.

### 8.4.10 Data Area Translation Buffer Translate Registers (DATBTR0-DATBTR3)

The DATBTR registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

Together with the DATBMR registers they cache translation entries used for translating virtual to physical address. A virtual address is formed from the EA generated during a load/store operation, and the SR[CID] field. Together with the DATBMR registers and match logic they form a core part of the DMMU.
<table>
<thead>
<tr>
<th></th>
<th>X</th>
<th>X</th>
<th>X</th>
<th>X</th>
<th>X</th>
<th>X</th>
<th>X</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>U</strong></td>
<td><strong>Reset</strong></td>
<td><strong>X</strong></td>
<td><strong>X</strong></td>
<td><strong>X</strong></td>
<td><strong>X</strong></td>
<td><strong>X</strong></td>
<td><strong>X</strong></td>
<td><strong>R/W</strong></td>
</tr>
<tr>
<td><strong>R/W</strong></td>
<td><strong>R/W</strong></td>
<td><strong>R/W</strong></td>
<td><strong>R/W</strong></td>
<td><strong>R/W</strong></td>
<td><strong>R/W</strong></td>
<td><strong>R/W</strong></td>
<td><strong>R/W</strong></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>CC</strong></th>
<th>Cache Coherency</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data cache coherency is not enforced for this page</td>
</tr>
<tr>
<td>1</td>
<td>Data cache coherency is enforced for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Cl</strong></th>
<th>Cache Inhibit</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Cache is enabled for this page</td>
</tr>
<tr>
<td>1</td>
<td>Cache is disabled for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>WBC</strong></th>
<th>Write-Back Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data cache uses write-through strategy for data from this page</td>
</tr>
<tr>
<td>1</td>
<td>Data cache uses write-back strategy for data from this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>WOM</strong></th>
<th>Weakly-Ordered Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Strongly-ordered memory model for this page</td>
</tr>
<tr>
<td>1</td>
<td>Weakly-ordered memory model for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>A</strong></th>
<th>Accessed</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Page was not accessed</td>
</tr>
<tr>
<td>1</td>
<td>Page was accessed</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>D</strong></th>
<th>Dirty</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Page was not modified</td>
</tr>
<tr>
<td>1</td>
<td>Page was modified</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>SRE</strong></th>
<th>Supervisor Read Enable x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Load operation in supervisor mode not permitted</td>
</tr>
<tr>
<td>1</td>
<td>Load operation in supervisor mode permitted</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>SWE</strong></th>
<th>Supervisor Write Enable x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Store operation in supervisor mode not permitted</td>
</tr>
<tr>
<td>1</td>
<td>Store operation in supervisor mode permitted</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>URE</strong></th>
<th>User Read Enable x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Load operation in user mode not permitted</td>
</tr>
<tr>
<td>1</td>
<td>Load operation in user mode permitted</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>UWE</strong></th>
<th>User Write Enable x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Store operation in user mode not permitted</td>
</tr>
<tr>
<td>1</td>
<td>Store operation in user mode permitted</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>PPN</strong></th>
<th>Physical Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-N</td>
<td>Number of the physical frame in memory</td>
</tr>
</tbody>
</table>

Table 8-12. DATBTR Field Descriptions

### 8.4.11 Instruction Area Translation Buffer Translate Registers (IATBTR0-IATBTR3)

The IATBTR registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

[www.opencores.org](http://www.opencores.org)
Together with the IATBMR registers they cache translation entries used for translating virtual to physical address. A virtual address is formed from the EA generated during an instruction fetch operation, and the SR[CID] field. Together with the IATBMR registers and match logic they form a core part of the IMMU.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-10</th>
<th>9-8</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>PPN</td>
<td>Reserved</td>
<td>UXE</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>SXE</td>
<td>D</td>
<td>A</td>
<td>WOM</td>
<td>WBC</td>
<td>CI</td>
<td>CC</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CC</th>
<th>Cache Coherency</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data cache coherency is not enforced for this page</td>
</tr>
<tr>
<td>1</td>
<td>Data cache coherency is enforced for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CI</th>
<th>Cache Inhibit</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Cache is enabled for this page</td>
</tr>
<tr>
<td>1</td>
<td>Cache is disabled for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>WBC</th>
<th>Write-Back Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data cache uses write-through strategy for data from this page</td>
</tr>
<tr>
<td>1</td>
<td>Data cache uses write-back strategy for data from this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>WOM</th>
<th>Weakly-Ordered Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Strongly-ordered memory model for this page</td>
</tr>
<tr>
<td>1</td>
<td>Weakly-ordered memory model for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A</th>
<th>Accessed</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Page was not accessed</td>
</tr>
<tr>
<td>1</td>
<td>Page was accessed</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>D</th>
<th>Dirty</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Page was not modified</td>
</tr>
<tr>
<td>1</td>
<td>Page was modified</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SXE</th>
<th>Supervisor Execute Enable x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Instruction fetch operation in supervisor mode not permitted</td>
</tr>
<tr>
<td>1</td>
<td>Instruction fetch operation in supervisor mode permitted</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>UXE</th>
<th>User Execute Enable x</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Instruction fetch operation in user mode not permitted</td>
</tr>
<tr>
<td>1</td>
<td>Instruction fetch operation in user mode permitted</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PPN</th>
<th>Physical Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-N</td>
<td>Number of the physical frame in memory</td>
</tr>
</tbody>
</table>
8.5 Address Translation Mechanism in 32-bit Implementations

Memory in an OpenRISC 1000 implementation with 32-bit effective addresses (EA) is divided into level 1 and level 2 pages. Translation is therefore based on two-level page table. However for virtual memory areas that do not need the smallest 8KB page granularity, only one level can be used.

![Figure 8-2. Memory Divided Into L1 and L2 pages](image)

The first step in page address translation is to append the current SR[CID] bits as most significant bits to the 32-bit effective address, combining them into a 36-bit virtual address. This virtual address is then used to locate the correct page table entry (PTE) in the page tables in the memory. The physical page number is then extracted from the PTE and used in the physical address. Note that for increased performance, most processors implement on-chip translation lookaside buffers (TLBs) to cache copies of the recently-used PTEs.
Figure 8-3 shows an overview of the two-level page table translation of a virtual address to a physical address:

- Bits 35..32 of the virtual address select the page tables for the current context (process)
- Bits 31..24 of the virtual address correspond to the level 1 page number within the current context’s virtual space. The L1 page index is used to index the L1 page directory and to retrieve the PTE from it, or together with the L2 page index to match for the PTE in on-chip TLBs.
- Bits 23..13 of the virtual address correspond to the level 2 page number within the current context’s virtual space. The L2 page index is used to index the L2 page table and to retrieve the PTE from it, or together with the L1 page index to match for the PTE in on-chip TLBs.
- Bits 12..0 of the virtual address are the byte offset within the page; these are concatenated with the PPN field of the PTE to form the physical address used to access memory.
The OpenRISC 1000 two-level page table translation also allows implementation of segments with only one level of translation. This greatly reduces memory requirements for the page tables since large areas of unused virtual address space can be covered only by level 1 PTEs.

![Diagram of Address Translation Mechanism using only L1 Page Table](image)

**Figure 8-4. Address Translation Mechanism using only L1 Page Table**

Figure 8-4 shows an overview of the one-level page table translation of a virtual address to physical address:

- Bits 35..32 of the virtual address select the page tables for the current context (process)
- Bits 31..24 of the virtual address correspond to the level 1 page number within the current context’s virtual space. The L1 page index is used to index the L1 page table and to retrieve the PTE from it, or to match for the PTE in on-chip TLBs.
- Bits 23..0 of the virtual address are the byte offset within the page; these are concatenated with the truncated PPN field of the PTE to form the physical address used to access memory.
8.6 Address Translation Mechanism in 64-bit Implementations

Memory in OpenRISC 1000 implementations with 64-bit effective addresses (EA) is divided into level 0, level 1 and level 2 pages. Translation is therefore based on three-level page table. However for virtual memory areas that do not need the smallest page granularity of 8KB, two level translation can be used.

![Memory Divided Into L0, L1 and L2 pages](image)

The first step in page address translation is truncation of the 64-bit effective address into a 46-bit address. Then the current SR[CID] bits are appended as most significant bits. The 50-bit virtual address thus formed is then used to locate the correct page table entry (PTE) in the page tables in the memory. The physical page number is then extracted from the PTE and used in the physical address. Note that for increased performance, most processors implement on-chip translation lookaside buffers (TLBs) to cache copies of the recently-used PTEs.
Figure 8-6 shows an overview of the three-level page table translation of a virtual address to physical address:

- Bits 49..46 of the virtual address select the page tables for the current context (process).
- Bits 45..35 of the virtual address correspond to the level 0 page number within current context’s virtual space. The L0 page index is used to index the L0 page directory and to retrieve the PTE from it, or together with the L1 and L2 page indexes to match for the PTE in on-chip TLBs.
- Bits 34..24 of the virtual address correspond to the level 1 page number within the current context’s virtual space. The L1 page index is used to index the L1 page directory and to retrieve the PTE from it, or together with the L0 and L2 page indexes to match for the PTE in on-chip TLBs.
- Bits 23..13 of the virtual address correspond to the level 2 page number within the current context’s virtual space. The L2 page index is used to index the L2 page table and to retrieve the PTE from it, or together with the L0 and L1 page indexes to match for the PTE in on-chip TLBs.
• Bits 12..0 of the virtual address are the byte offset within the page; these are concatenated with the truncated PPN field of the PTE to form the physical address used to access memory.

The OpenRISC 1000 three-level page table translation also allows implementation of large segments with two levels of translation. This greatly reduces memory requirements for the page tables since large areas of unused virtual address space can be covered only by level 1 PTEs.

![Two-Level Page Table Diagram]

**Figure 8-7. Address Translation Mechanism using Two-Level Page Table**

Figure 8-7 shows an overview of the two-level page table translation of a virtual address to physical address:

• Bits 49..46 of the virtual address select the page tables for the current context (process)
• Bits 45..35 of the virtual address correspond to the level 0 page number within the current context’s virtual space. The L0 page index is used to index the L0 page directory and to retrieve the PTE from it, or together with the L1 page index to match for the PTE in on-chip TLBs.

www.opencores.org  Rev 1.1  277 of 331
- Bits 34..24 of the virtual address correspond to the level 1 page number within the current context’s virtual space. The L1 page index is used to index the L1 page table and to retrieve the PTE from it, or together with the L0 page index to match for the PTE in on-chip TLBs.

- Bits 23..0 of the virtual address are the byte offset within the page; these are concatenated with the truncated PPN field of the PTE to form the physical address used to access memory.

8.7 Memory Protection Mechanism

After a virtual address is determined to be within a page covered by the valid PTE, the access is validated by the memory protection mechanism. If this protection mechanism prohibits the access, a page fault exception is generated.

The memory protection mechanism allows selectively granting read access, write access or execute access for both supervisor and user modes. The page protection mechanism provides protection at all page level granularities.

<table>
<thead>
<tr>
<th>Protection attribute</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMMUPR[SREx]</td>
<td>Enable load operations in supervisor mode to the page.</td>
</tr>
<tr>
<td>DMMUPR[SWEPx]</td>
<td>Enable store operations in supervisor mode to the page.</td>
</tr>
<tr>
<td>IMMUPR[SXEx]</td>
<td>Enable execution in supervisor mode of the page.</td>
</tr>
<tr>
<td>DMMUPR[UREx]</td>
<td>Enable load operations in user mode to the page.</td>
</tr>
<tr>
<td>DMMUPR[UWEx]</td>
<td>Enable store operations in user mode to the page.</td>
</tr>
<tr>
<td>IMMUPR[UXEx]</td>
<td>Enable execution in user mode of the page.</td>
</tr>
</tbody>
</table>

Table 8-14. Protection Attributes

Table 8-14 lists page protection attributes defined in MMU protection registers. For the individual page the appropriate strategy out of seven possible strategies programmed in MMU protection registers is selected with the PPI field of the PTE.

In OpenRISC 1000 processors that do not implement TLB/ATB reload in hardware, protection registers are not needed.
8.8 Page Table Entry Definition

Page table entries (PTEs) are generated and placed in page tables in memory by the operating system. A PTE is 32 bits wide and is the same for 32-bit and 64-bit OpenRISC 1000 processor implementations.

A PTE translates a virtual memory area into a physical memory area. How much virtual memory is translated depends on which level the PTE resides. PTEs are either in page directories with L bit zeroed or in page tables with L bit set. PTEs in page
directories point to next level page directory or to final page table that contains PTEs for actual address translation.

<table>
<thead>
<tr>
<th>31</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Physical Page Number (22 bits)</td>
<td>L</td>
<td>PP Index (3 bits)</td>
<td>D</td>
<td>A</td>
<td>WOM</td>
<td>WBC</td>
<td>CI</td>
<td>CC</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 8-10. Page Table Entry Format**

<table>
<thead>
<tr>
<th>CC</th>
<th>Cache Coherency</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data cache coherency is not enforced for this page</td>
</tr>
<tr>
<td>1</td>
<td>Data cache coherency is enforced for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CI</th>
<th>Cache Inhibit</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Cache is enabled for this page</td>
</tr>
<tr>
<td>1</td>
<td>Cache is disabled for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>WBC</th>
<th>Write-Back Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data cache uses write-through strategy for data from this page</td>
</tr>
<tr>
<td>1</td>
<td>Data cache uses write-back strategy for data from this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>WOM</th>
<th>Weakly-Ordered Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Strongly-ordered memory model for this page</td>
</tr>
<tr>
<td>1</td>
<td>Weakly-ordered memory model for this page</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A</th>
<th>Accessed</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Page was not accessed</td>
</tr>
<tr>
<td>1</td>
<td>Page was accessed</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>D</th>
<th>Dirty</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Page was not modified</td>
</tr>
<tr>
<td>1</td>
<td>Page was modified</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PPI</th>
<th>Page Protection Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PTE is invalid</td>
</tr>
<tr>
<td>1-7</td>
<td>Selects a group of six bits from a set of seven protection attribute groups in xMMUCR</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>L</th>
<th>Last</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PTE from page directory pointing to next page directory/table</td>
</tr>
<tr>
<td>1</td>
<td>Last PTE in a linked form of PTEs (describing the actual page)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PPN</th>
<th>Physical Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-N</td>
<td>Number of the physical frame in memory</td>
</tr>
</tbody>
</table>

**Table 8-15. PTE Field Descriptions**

### 8.9 Page Table Search Operation

An implementation may choose to implement the page table search operation in either hardware or software. For all page table search operations data addresses are untranslated (i.e. the effective and physical base address of the page table are the same).
When implemented in software, two TLB miss exceptions are used to handle TLB reload operations. Also, the software is responsible for maintaining accessed and dirty bits in the page tables.

### 8.10 Page History Recording

The accessed (A) and dirty (D) bits reside in each PTE and keep information about the history of the page. The operating system uses this information to determine which areas of the main memory to swap to the disk and which areas of the memory to load back to the main memory (demand-paging).

The accessed (A) bit resides both in the PTE in page table and in the copy of PTE in the TLB. Each time the page is accessed by a load, store or instruction fetch operation, the accessed bit is set.

If the TLB reload is performed in software, then the software must also write back the accessed bit from the TLB to the page table.

In cases when access operation to the page fails, it is not defined whether the accessed bit should be set or not. Since the accessed bit is merely a hint to the operating system, it is up to the implementation to decide.

It is up to the operating system to determine when to explicitly clear the accessed bit for a given page.

The dirty (D) bit resides in both the PTE in page table and in the copy of PTE in the TLB. Each time the page is modified by a store operation, the dirty bit is set.

If TLB reload is performed in software, then the software must also write back the dirty bit from the TLB to the page table.

In cases when access operation to the page fails, it is not defined whether the dirty bit should be set or not. Since the dirty bit is merely a hint to the operating system, it is up to the implementation to decide. However, implementation or TLB reload software must check whether the page is actually writable before setting the dirty bit.

It is up to the operating system to determine when to explicitly clear the dirty bit for a given page.

### 8.11 Page Table Updates

Updates to the page tables include operations like adding a PTE, deleting a PTE and modifying a PTE. On multiprocessor systems, exclusive access to the page table must be assured before it is modified.

TLBs are noncoherent caches of the page tables and must be maintained accordingly. Explicit software synchronization between TLB and page tables is required so that page tables and TLBs remain coherent.

Since the processor reloads PTEs even during updates of the page table, special care must be taken when updating page tables so that the processor does not accidentally use half-modified page table entries.
9 Cache Model & Cache Coherency

This chapter describes the OpenRISC 1000 cache model and architectural control to maintain cache coherency in multiprocessor environment.

Note that this chapter describes the cache model and cache coherency mechanism from the perspective of the programming model. As such, it describes the cache management principles, the cache coherency mechanisms and the cache control registers. The hardware implementation details that are invisible to the OpenRISC 1000 programming model, such as cache organization and size, are not contained in the architectural definition.

The function of the cache management registers depends on the implementation of the cache(s) and the setting of the memory/cache access attributes. For a program to execute properly on all OpenRISC 1000 processor implementations, software should assume a Harvard cache model. In cases where a processor is implemented without a cache, the architecture guarantees that writing to cache registers will not halt execution. For example, a processor without cache should simply ignore writes to cache management registers. A processor with a Stanford cache model should simply ignore writes to instruction cache management registers. In this manner, programs written for separate instruction and data caches will run on all compliant implementations.

9.1 Cache Special-Purpose Registers

Table 9-1 summarizes the registers that the operating system uses to manage the cache(s).

For implementations that have unified cache, registers that control the data and instruction caches are merged and available at the same time both as data and instruction cache registers.

<table>
<thead>
<tr>
<th>GRP #</th>
<th>REG #</th>
<th>REG NAME</th>
<th>USER MODE</th>
<th>SUPV MODE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>0</td>
<td>DCCR</td>
<td>–</td>
<td>R/W</td>
<td>Data Cache Control Register</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>DCBPR</td>
<td>W</td>
<td>W</td>
<td>Data Cache Block Prefetch Register</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>DCBFR</td>
<td>W</td>
<td>W</td>
<td>Data Cache Block Flush Register</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>DCBIR</td>
<td>–</td>
<td>W</td>
<td>Data Cache Block Invalidate Register</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>DCBWR</td>
<td>W</td>
<td>W</td>
<td>Data Cache Block Write-back Register</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>DCBLR</td>
<td>–</td>
<td>W</td>
<td>Data Cache Block Lock Register</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>ICCR</td>
<td>–</td>
<td>R/W</td>
<td>Instruction Cache Control Register</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>ICBPR</td>
<td>W</td>
<td>W</td>
<td>Instruction Cache Block Prefetch</td>
</tr>
</tbody>
</table>


<table>
<thead>
<tr>
<th>GRP #</th>
<th>REG #</th>
<th>REG NAME</th>
<th>USER MODE</th>
<th>SUPV MODE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>2</td>
<td>ICBIR</td>
<td>W</td>
<td>W</td>
<td>Instruction Cache Block Invalidate Register</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>ICBLR</td>
<td>-</td>
<td>W</td>
<td>Instruction Cache Block Lock Register</td>
</tr>
</tbody>
</table>

Table 9-1. Cache Registers

### 9.1.1 Data Cache Control Register

The data cache control register is a 32-bit special-purpose register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The DCCR controls the operation of the data cache.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-8</th>
<th>7-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>EW</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
</tr>
</tbody>
</table>

If data cache does not implement way locking, the DCCR is not required to be implemented.

### 9.1.2 Instruction Cache Control Register

The instruction cache control register is a 32-bit special-purpose register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The ICCR controls the operation of the instruction cache.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-8</th>
<th>7-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>EW</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
</tr>
</tbody>
</table>
If the instruction cache does not implement way locking, the ICCR is not required to be implemented.

9.2 Cache Management

This section describes special-purpose cache management registers for both data and instruction caches.

Memory accesses caused by cache management are not recorded (unlike load or store instructions) and cannot invoke any exception.

Instruction caches do not need to be coherent with the memory or caches of other processors. Software must make the instruction cache coherent with modified instructions in the memory. A typical way to accomplish this is:

- Data cache block write-back (update of the memory)
- l.csync (wait for update to finish)
- Instruction cache block invalidate (clear instruction cache block)
- Flush pipeline

9.2.1 Data Cache Block Prefetch (Optional)

The data cache block prefetch register is an optional special-purpose register accessible with the l.mtspr/l.mfspr instructions in both user and supervisor modes. It is 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations. An implementation may choose not to implement this register and ignore all writes to this register.

The DCBPR is written with the effective address and the corresponding block from memory is prefetched into the cache. Memory accesses are not recorded (unlike load or store instructions) and cannot invoke any exception.

A data cache block prefetch is used strictly for improving performance.
9.2.2 Data Cache Block Flush

The data cache block flush register is a special-purpose register accessible with the l.mtspr/l.mfspr instructions in both user and supervisor modes. It is 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations.

The DCBFR is written with the effective address. If coherency is required then the corresponding:

- Unmodified data cache block is invalidated in all processors.
- Modified data cache block is written back to the memory and invalidated in all processors.
- Missing data cache block in the local processor causes that modified data cache block in other processor is written back to the memory and invalidated. If other processors have unmodified data cache block, it is just invalidated in all processors.

If coherency is not required then the corresponding:

- Unmodified data cache block in the local processor is invalidated.
- Modified data cache block is written back to the memory and invalidated in local processor.
- Missing cache block in the local processor does not cause any action.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>EA</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>Write only</td>
</tr>
</tbody>
</table>

Table 9-5. DCBFR Field Descriptions

<table>
<thead>
<tr>
<th>EA</th>
<th>Effective Address</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EA that targets byte inside cache block</td>
</tr>
</tbody>
</table>

Table 9-4. DCBPR Field Descriptions
9.2.3 Data Cache Block Invalidate

The data cache block invalidate register is a special-purpose register accessible with the l.mtspr/l.mfspr instructions in supervisor mode. It is 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations.

The DCBIR is written with the effective address. If coherency is required then the corresponding:

- Unmodified data cache block is invalidated in all processors.
- Modified data cache block is invalidated in all processors.
- Missing data cache block in the local processor causes that data cache blocks in other processors are invalidated.

If coherency is not required then corresponding:

- Unmodified data cache block in the local processor is invalidated.
- Modified data cache block in the local processor is invalidated.
- Missing cache block in the local processor does not cause any action.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>Reset</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-0</td>
<td>EA</td>
<td>0</td>
<td>Write Only</td>
</tr>
</tbody>
</table>

Table 9-6. DCBIR Field Descriptions

9.2.4 Data Cache Block Write-Back

The data cache block write-back register is a special-purpose register accessible with the l.mtspr/l.mfspr instructions in both user and supervisor modes. It is 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations.

The DCBWR is written with the effective address. If coherency is required then the corresponding data cache block in any of the processors is written back to memory if it was modified. If coherency is not required then the corresponding data cache block in the local processor is written back to memory if it was modified.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-0</td>
<td>EA</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 9-7. DCBWR Field Descriptions
9.2.5 **Data Cache Block Lock (Optional)**

The data cache block lock register is an optional special-purpose register accessible with the l.mtspr/l.mfspr instructions in both user and supervisor modes. It is 32 bits wide in a 32-bit implementation and 64 bits wide in a 64-bit implementation.

The DCBLR is written with the effective address. The corresponding data cache block in the local processor is locked.

If all blocks of the same set in all cache ways are locked, then the cache refill may automatically unlock the least-recently used block.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>EA</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>Write Only</td>
</tr>
</tbody>
</table>

**Table 9-8. DCBLR Field Descriptions**

9.2.6 **Instruction Cache Block Prefetch (Optional)**

The instruction cache block prefetch register is an optional special-purpose register accessible with the l.mtspr/l.mfspr instructions in both user and supervisor modes. It is 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations. An implementation may choose not to implement this register and ignore all writes to this register.

The ICBPR is written with the effective address and the corresponding block from memory is prefetched into the instruction cache.

Instruction cache block prefetch is used strictly for improving performance.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>EA</td>
</tr>
</tbody>
</table>

**Table 9-8. DCBLR Field Descriptions**

---

[R/W]

Write Only
9.2.7 Instruction Cache Block Invalidate

The instruction cache block invalidate register is a special-purpose register accessible with the l.mtspr/l.mfspr instructions in both user and supervisor modes. It is 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations.

The ICBIR is written with the effective address. If coherency is required then the corresponding instruction cache blocks in all processors are invalidated. If coherency is not required then the corresponding instruction cache block is invalidated in the local processor.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>EA</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>Write Only</td>
</tr>
</tbody>
</table>

Table 9-9. ICBPR Field Descriptions

9.2.8 Instruction Cache Block Lock (Optional)

The instruction cache block lock register is an optional special-purpose register accessible with the l.mtspr/l.mfspr instructions in both user and supervisor modes. It is 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations.

The ICBLR is written with the effective address. The corresponding instruction cache block in the local processor is locked.

If all blocks of the same set in all cache ways are locked, then the cache refill may automatically unlock the least-recently used block.

Missing cache block in the local processor does not cause any action.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
</table>

Table 9-10. ICBIR Field Descriptions
9.3 Cache/Memory Coherency

The primary role of the cache coherency system is to synchronize cache content with other caches and with the memory and to provide the same image of the memory to all devices using the memory.

The architecture provides several features to implement cache coherency. In systems that do not provide cache coherency with the PTE attributes (because they do not implement a memory management unit), it may be provided through explicit cache management.

Cache coherency in systems with virtual memory can be provided on a page-by-page basis with PTE attributes. The attributes are:

- Cache Coherent (CC Attribute)
- Caching-Inhibited (CI Attribute)
- Write-Back Cache (WBC Attribute)

When the memory/cache attributes are changed, it is imperative that the cache contents should reflect the new attribute settings. This usually means that cache blocks must be flushed or invalidated.

9.3.1 Pages Designated as Cache Coherent Pages

This attribute improves performance of the systems where cache coherency is performed with hardware and is relatively slow. Memory pages that do not need cache coherency are marked with CC=0 and only memory pages that need cache coherency are marked with CC=1. When an access to shared resource is made, the local processor will assert some kind of cache coherency signal and other processors will respond if they have a copy of the target location in their caches.

To improve performance of uniprocessor systems, memory pages should not be designated as CC=1.
9.3.2 Pages Designated as Caching-Inhibited Pages

Memory accesses to memory pages designated with CI=1 are always performed directly into the main memory, bypassing all caches. Memory pages designated with CI=1 are not loaded into the cache and the target content should never be available in the cache. To prevent any accident copy of the target location in the cache, whenever the operating system sets a memory page to be caching-inhibited, it should flush the corresponding cache blocks.

Multiple accesses may be merged into combined accesses except when individual accesses are separated by lmsync or lcsync or lpsync.

9.3.3 Pages Designated as Write-Back Cache Pages

Store accesses to memory pages designated with WBC=0 are performed both in data cache and memory. If a system uses multilevel hierarchy caches, a store must be performed to at least the depth in the memory hierarchy seen by other processors and devices.

Multiple stores may be merged into combined stores except when individual stores are separated by lmsync or lsync or lpsync. A store operation may cause any part of the cache block to be written back to main memory.

Store accesses to memory pages designated with WBC=1 are performed only to the local data cache. Data from the local data cache can be copied to other caches and to main memory when copy-back operation is required. WBC=1 improves system performance, however it requires cache snooping hardware support in data cache controllers to guarantee cache coherency.
10 Debug Unit (Optional)

This chapter describes the OpenRISC 1000 debug facility. The debug unit assists software developers in debugging their systems. It provides support for watchpoints, breakpoints and program-flow control registers.

Watchpoints and breakpoint are events triggered by program- or data-flow matching the conditions programmed in the debug registers. Watchpoints do not interfere with the execution of the program-flow except indirectly when they cause a breakpoint. Watchpoints can be counted by Performance Counters Unit.

Breakpoint, unlike watchpoints, also suspends execution of the current program-flow and start trap exception processing. Breakpoint is optional consequence of watchpoints.

10.1 Features

The OpenRISC 1000 architecture defines eight sets of debug registers. Additional debug register sets can be defined by the implementation itself. The debug unit is optional and the presence of an implementation is indicated by the UPR[DUP] bit.

- Optional implementation
- Eight architecture defined sets of debug value/compare registers
- Match signed/unsigned conditions on instruction fetch EA, load/store EA and load/store data
- Combining match conditions for complex watchpoints
- Watchpoints can be counted by Performance Counters Unit
- Watchpoints can generate a breakpoint (trap exception)
- Counting watchpoints for generation of additional watchpoints

DVR/DCR pairs are used to compare instruction fetch or load/store EA and load/store data to the value stored in DVRs. Matches can be combined into more complex matches and used for generation of watchpoints. Watchpoints can be counted and reported as breakpoint.
10.2 Debug Value Registers (DVR0-DVR7)

The debug value registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The DVRs are programmed with the watchpoint addresses or data by the resident debug software or by the development interface. Their value is compared to the fetch or load/store EA or to the load/store data according to the corresponding DCR. Based on the settings of the corresponding DCR a watchpoint is generated.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>VALUE</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>VALUE</th>
<th>Watchpoint/Breakpoint Address/Data</th>
</tr>
</thead>
</table>

Table 10-1. DVR Field Descriptions

10.3 Debug Control Registers (DCR0-DCR7)

The debug control registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.
The DCRs are programmed with the watchpoint settings that define how DVRs are compared to the instruction fetch or load/store EA or to the load/store data.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-8</th>
<th>7-5</th>
<th>4</th>
<th>3-1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>CT</td>
<td>SC</td>
<td>CC</td>
<td>DP</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R</td>
</tr>
</tbody>
</table>

**Table 10-2. DCR Field Descriptions**

**DP**
- DVR/DCR Present
  - 0 Corresponding DVR/DCR pair is not present
  - 1 Corresponding DVR/DCR pair is present

**CC**
- Compare Condition
  - 000 Masked
  - 001 Equal
  - 010 Less than
  - 011 Less than or equal
  - 100 Greater than
  - 101 Greater than or equal
  - 110 Not equal
  - 111 Reserved

**SC**
- Signed Comparison
  - 0 Compare using unsigned integers
  - 1 Compare using signed integers

**CT**
- Compare To
  - 000 Comparison disabled
  - 001 Instruction fetch EA
    - 010 Load EA
    - 011 Store EA
  - 100 Load data
  - 101 Store data
  - 110 Load/Store EA
  - 111 Load/Store data

**10.4 Debug Mode Register 1 (DMR1)**

The debug mode register 1 is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The DMR1 is programmed with the watchpoint/breakpoint settings that define how DVR/DCR pairs operate and is set by the resident debug software or by the development interface.
<table>
<thead>
<tr>
<th>Bit</th>
<th>31-25</th>
<th>23</th>
<th>22</th>
<th>21-20</th>
<th>19-18</th>
<th>17-16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>BT</td>
<td>ST</td>
<td>Res</td>
<td>CW9</td>
<td>CW8</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>15-14</th>
<th>13-12</th>
<th>11-10</th>
<th>9-8</th>
<th>7-6</th>
<th>5-4</th>
<th>3-2</th>
<th>1-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>CW7</td>
<td>CW6</td>
<td>CW5</td>
<td>CW4</td>
<td>CW3</td>
<td>CW2</td>
<td>CW1</td>
<td>CW0</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

**CW0**
Chain Watchpoint 0
00 Watchpoint 0 = Match 0
01 Watchpoint 0 = Match 0 & External Watchpoint
10 Watchpoint 0 = Match 0 | External Watchpoint
11 Reserved

**CW1**
Chain Watchpoint 1
00 Watchpoint 1 = Match 1
01 Watchpoint 1 = Match 1 & Watchpoint 0
10 Watchpoint 1 = Match 1 | Watchpoint 0
11 Reserved

**CW2**
Chain Watchpoint 2
00 Watchpoint 2 = Match 2
01 Watchpoint 2 = Match 2 & Watchpoint 1
10 Watchpoint 2 = Match 2 | Watchpoint 1
11 Reserved

**CW3**
Chain Watchpoint 3
00 Watchpoint 3 = Match 3
01 Watchpoint 3 = Match 3 & Watchpoint 2
10 Watchpoint 3 = Match 3 | Watchpoint 2
11 Reserved

**CW4**
Chain Watchpoint 4
00 Watchpoint 4 = Match 4
01 Watchpoint 4 = Match 4 & External Watchpoint
10 Watchpoint 4 = Match 4 | External Watchpoint
11 Reserved

**CW5**
Chain Watchpoint 5
00 Watchpoint 5 = Match 5
01 Watchpoint 5 = Match 5 & Watchpoint 4
10 Watchpoint 5 = Match 5 | Watchpoint 4
11 Reserved

**CW6**
Chain Watchpoint 6
### Table 10-3. DMR1 Field Descriptions

**10.5 Debug Mode Register 2 (DMR2)**

The debug mode register 2 is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The DMR2 is programmed with the watchpoint/breakpoint settings that define which watchpoints generate a breakpoint and which watchpoint counters are enabled. When a breakpoint happens WBS provides information which watchpoint or several watchpoints caused breakpoint condition. WBS bits are sticky and should be cleared by writing 0 to them every time a breakpoint condition is processed. DMR2 is set by the resident debug software or by the development interface.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-22</th>
<th>21-12</th>
<th>11-2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>WBS</td>
<td>WGB</td>
<td>AWTC</td>
<td>WCE1</td>
<td>WCE0</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>
### 10.6 Debug Watchpoint Counter Register (DWCR0-DWCR1)

The debug watchpoint counter registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The DWCRs contain 16-bit counters that count watchpoints programmed in the DMR. The value in a DWCR can be accessed by the resident debug software or by the development interface. DWCRs also contain match values. When a counter reaches the match value, a watchpoint is generated.

#### Table 10-4. DMR2 Field Descriptions

<table>
<thead>
<tr>
<th>Bit</th>
<th>Identifier</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-16</td>
<td>MATCH</td>
<td>Watchpoint Counter Enable 0</td>
</tr>
<tr>
<td>0</td>
<td>Counter 0 disabled</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Counter 0 enabled</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Counter 1 disabled</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Counter 1 enabled</td>
<td></td>
</tr>
</tbody>
</table>

**AWTC**

- **Assign Watchpoints to Counter**
  - 00 0000 0000 All Watchpoints increment counter 0
  - 00 0000 0001 Watchpoint 0 increments counter 1
  - ... 00 0000 1111 First four watchpoints increment counter 1, rest increment counter 0
  - ... 11 1111 1111 All watchpoints increment counter 1

**WGB**

- **Watchpoints Generating Breakpoint (trap exception)**
  - 00 0000 0000 Breakpoint disabled
  - 00 0000 0001 Watchpoint 0 generates breakpoint
  - ... 01 0000 0000 Watchpoint counter 0 generates breakpoint
  - ... 11 1111 1111 All watchpoints generate breakpoint

**WBS**

- **Watchpoints Breakpoint Status**
  - 00 0000 0000 No watchpoint caused breakpoint
  - 00 0000 0001 Watchpoint 0 caused breakpoint
  - ... 01 0000 0000 Watchpoint counter 0 caused breakpoint
  - ... 11 1111 1111 Any watchpoint could have caused breakpoint
### 10.7 Debug Stop Register (DSR)

The debug stop register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The DSR specifies which exceptions cause the core to stop the execution of the exception handler and turn over control to development interface. It can be programmed by the resident debug software or by the development interface.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>TE</td>
<td>FPE</td>
<td>SCE</td>
<td>RE</td>
<td>IME</td>
<td>DME</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>INTE</td>
<td>IIE</td>
<td>AE</td>
<td>TTE</td>
<td>IPFE</td>
<td>DPFE</td>
<td>BUS EE</td>
<td>RSTE</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

- **RSTE** | Reset Exception  
0 This exception does not transfer control to the development I/F  
1 This exception transfers control to the development interface
- **BUSEE** | Bus Error Exception  
0 This exception does not transfer control to the development I/F  
1 This exception transfers control to the development interface
- **DPFE** | Data Page Fault Exception  
0 This exception does not transfer control to the development I/F  
1 This exception transfers control to the development interface
- **IPFE** | Instruction Page Fault Exception  
0 This exception does not transfer control to the development I/F  
1 This exception transfers control to the development interface
Table 10-6. DSR Field Descriptions

<table>
<thead>
<tr>
<th>DSR Field</th>
<th>Description</th>
<th>Value 0</th>
<th>Value 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTE</td>
<td>Tick Timer Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>AE</td>
<td>Alignment Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>IIE</td>
<td>Illegal Instruction Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>INTE</td>
<td>Interrupt Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>DME</td>
<td>DTLB Miss Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>IME</td>
<td>ITLB Miss Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>RE</td>
<td>Range Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>SCE</td>
<td>System Call Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>FPE</td>
<td>Floating Point Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
<tr>
<td>TE</td>
<td>Trap Exception</td>
<td>No transfer</td>
<td>Transfers</td>
</tr>
</tbody>
</table>

10.8 Debug Reason Register (DRR)

The debug reason register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The DRR specifies which event caused the core to stop the execution of program flow and turned control over to the development interface. It should be cleared by the resident debug software or by the development interface.
<table>
<thead>
<tr>
<th>Bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>INTE</td>
<td>IIE</td>
<td>AE</td>
<td>TTE</td>
<td>IPFE</td>
<td>DPFE</td>
<td>BUSEE</td>
<td>RSTE</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RSTE</th>
<th>Reset Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BUSEE</th>
<th>Bus Error Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DPFE</th>
<th>Data Page Fault Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IPFE</th>
<th>Instruction Page Fault Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TTE</th>
<th>Tick Timer Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>AE</th>
<th>Alignment Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IIE</th>
<th>Illegal Instruction Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>INTE</th>
<th>Interrupt Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DME</th>
<th>DTLB Miss Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IME</th>
<th>ITLB Miss Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RE</th>
<th>Range Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
<tr>
<td>SCE</td>
<td>System Call Exception</td>
</tr>
<tr>
<td>-----</td>
<td>-----------------------</td>
</tr>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FPE</th>
<th>Floating Point Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TE</th>
<th>Trap Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>This exception did not transfer control to the development I/F</td>
</tr>
<tr>
<td>1</td>
<td>This exception transferred control to the development interface</td>
</tr>
</tbody>
</table>

*Table 10-7. DRR Field Descriptions*
11 Performance Counters Unit (Optional)

This chapter describes the OpenRISC 1000 performance counters facility. Performance counters can be used to count predefined events such as L1 instruction or data cache misses, branch instructions, pipeline stalls etc.

Data from the Performance Counters Unit can be used for the following:

- To improve performance by developing better application level algorithms, better optimized operating system routines and for improvements in the hardware architecture of these systems (e.g. memory subsystems).
- To improve future OpenRISC implementations and add future enhancements to the OpenRISC architecture.
- To help system developers debug and test their systems.

11.1 Features

The OpenRISC 1000 architecture defines eight performance counters. Additional performance counters can be defined by the implementation itself. The Performance Counters Unit is optional and the presence of an implementation is indicated by the UPR[PCUP] bit.

- Optional implementation.
- Eight architecture defined performance counters
- Eight custom performance counters
- Programmable counting conditions.

11.2 Performance Counters Count Registers (PCCR0-PCCR7)

The performance counters count registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode. Read access in user mode is possible, if it is enabled in SR[SUMRA].

They are counters of the events programmed in the PCMR registers.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier Reset</td>
<td>COUNT 0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>
COUNT Event counter

Table 11-1. PCCR0 Field Descriptions

11.3 Performance Counters Mode Registers (PCMR0-PCMR7)

The performance counters mode registers are 32-bit special-purpose supervisor-level registers accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

They define which events the performance counters unit counts.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-26</th>
<th>25-15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>WPE</td>
<td>DDS</td>
<td>ITLB</td>
<td>DTL</td>
<td>BM</td>
<td>BS</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>Read Only</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>IFS</td>
<td>ICM</td>
<td>DCM</td>
<td>IF</td>
<td>SA</td>
<td>LA</td>
<td>CIUM</td>
<td>CISM</td>
<td>Reserved</td>
<td>CP</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R</td>
</tr>
</tbody>
</table>

CP Counter Present
0 Counter not present
1 Counter present

CISM Count in Supervisor Mode
0 Counter disabled in supervisor mode
1 Counter counts events in supervisor mode

CIUM Count in User Mode
0 Counter disabled in user mode
1 Counter counts events in user mode

LA Load Access event
0 Event ignored
1 Count load accesses

SA Store Access event
0 Event ignored
1 Count store accesses

IF Instruction Fetch event
<table>
<thead>
<tr>
<th>Event Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DCM</strong></td>
<td>Data Cache Miss event</td>
</tr>
<tr>
<td></td>
<td>- 0 Event ignored</td>
</tr>
<tr>
<td></td>
<td>- 1 Count data cache missed</td>
</tr>
<tr>
<td><strong>ICM</strong></td>
<td>Instruction Cache Miss event</td>
</tr>
<tr>
<td></td>
<td>- 0 Event ignored</td>
</tr>
<tr>
<td></td>
<td>- 1 Count instruction cache misses</td>
</tr>
<tr>
<td><strong>IFS</strong></td>
<td>Instruction Fetch Stall event</td>
</tr>
<tr>
<td></td>
<td>- 0 Event ignored</td>
</tr>
<tr>
<td></td>
<td>- 1 Count instruction fetch stalls</td>
</tr>
<tr>
<td><strong>LSUS</strong></td>
<td>LSU Stall event</td>
</tr>
<tr>
<td></td>
<td>- 0 Event ignored</td>
</tr>
<tr>
<td></td>
<td>- 1 Count LSU stalls</td>
</tr>
<tr>
<td><strong>BS</strong></td>
<td>Branch Stalls event</td>
</tr>
<tr>
<td></td>
<td>- 0 Event ignored</td>
</tr>
<tr>
<td></td>
<td>- 1 Count branch stalls</td>
</tr>
<tr>
<td><strong>DTLBM</strong></td>
<td>DTLB Miss event</td>
</tr>
<tr>
<td></td>
<td>- 0 Event ignored</td>
</tr>
<tr>
<td></td>
<td>- 1 Count DTLB misses</td>
</tr>
<tr>
<td><strong>ITLBM</strong></td>
<td>ITLB Miss event</td>
</tr>
<tr>
<td></td>
<td>- 0 Event ignored</td>
</tr>
<tr>
<td></td>
<td>- 1 Count ITLB misses</td>
</tr>
<tr>
<td><strong>DDS</strong></td>
<td>Data Dependency Stalls event</td>
</tr>
<tr>
<td></td>
<td>- 0 Event ignored</td>
</tr>
<tr>
<td></td>
<td>- 1 Count data dependency stalls</td>
</tr>
<tr>
<td><strong>WPE</strong></td>
<td>Watchpoint Events</td>
</tr>
<tr>
<td></td>
<td>000 0000 0000 All watchpoint events ignored</td>
</tr>
<tr>
<td></td>
<td>000 0000 0001 Watchpoint 0 counted</td>
</tr>
<tr>
<td></td>
<td>...</td>
</tr>
<tr>
<td></td>
<td>111 1111 1111 All watchpoints counted</td>
</tr>
</tbody>
</table>

Table 11-2. PCMR Field Descriptions
12 Power Management (Optional)

This chapter describes the OpenRISC 1000 power management facility. The power management facility is optional and implementation may choose which features to implement, and which not. UPR[PMP] indicates whether power management is implemented or not.

Note that this chapter describes the architectural control of power management from the perspective of the programming model. As such, it does not describe technology specific optimizations or implementation techniques.

12.1 Features

The OpenRISC 1000 architecture defines five architectural features for minimizing power consumption:

- slow down feature
- doze mode
- sleep mode
- suspend mode
- dynamic clock gating feature

The slow down feature takes advantage of the low-power dividers in external clock generation circuitry to enable full functionality, but at a lower frequency so that power consumption is reduced.

The slow down feature is software controlled with the 4-bit value in PMR[SDF]. A lower value specifies higher expected performance from the processor core. Whether this value controls a processor clock frequency or some other implementation specific feature is irrelevant to the controlling software. Usually PMR[SDF] is dynamically set by the operating system’s idle routine, that monitors the usage of the processor core.

When software initiates the doze mode, software processing on the core suspends. The clocks to the processor internal units are disabled except to the internal tick timer and programmable interrupt controller. However other on-chip blocks (outside of the processor block) can continue to function as normal.

The processor should leave doze mode and enter normal mode when a pending interrupt occurs.

In sleep mode, all processor internal units are disabled and clocks gated. Optionally, an implementation may choose to lower the operating voltage of the processor core.

The processor should leave sleep mode and enter normal mode when a pending interrupt occurs.

In suspend mode, all processor internal units are disabled and clocks gated. Optionally, an implementation may choose to lower the operating voltage of the processor core.
The processor enters normal mode when it is reset. Software may implement a reset exception handler that refreshes system memory and updates the RISC with the state prior to the suspension.

If enabled, the clock-gating feature automatically disables clock subtrees to major processor internal units on a clock cycle basis. These blocks are usually the CPU, FPU/VU, IC, DC, IMMU and DMMU. This feature can be used in a combination with other power management features and low-power modes.

Cache or MMU blocks that are already disabled when software enables this feature, have completely disabled clock subtrees until clock gating is disabled or until the blocks are again enabled.

### 12.2 Power Management Register (PMR)

The power management register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

PMR is used to enable or disable power management features and modes.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-7</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>SUME</td>
<td>DCGE</td>
<td>SME</td>
<td>DME</td>
<td>SDF</td>
</tr>
<tr>
<td>Reset</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| SDF   | Slow Down Factor  
|       | 0 Full speed  
|       | 1-15 Logarithmic clock frequency reduction |
| DME   | Doze Mode Enable  
|       | 0 Doze mode not enabled  
|       | 1 Doze mode enabled |
| SME   | Sleep Mode Enable  
|       | 0 Sleep mode not enabled  
|       | 1 Sleep mode enabled |
| DCGE  | Dynamic Clock Gating Enable  
|       | 0 Dynamic clock gating not enabled  
|       | 1 Dynamic clock gating enabled |
| SUME  | Suspend Mode Enable  
|       | 0 Suspend mode not enabled  
|       | 1 Suspend mode enabled |

Table 12-1. PMR Field Descriptions
13 Programmable Interrupt Controller (Optional)

This chapter describes the OpenRISC 1000 level one programmable interrupt controller. The interrupt controller facility is optional and an implementation may choose whether or not to implement it. If it is not implemented, interrupt input is directly connected to interrupt exception inputs. UPR[PICP] specifies whether the programmable interrupt controller is implemented or not.

The Programmable Interrupt Controller has two special-purpose registers and 32 maskable interrupt inputs. If implementation requires permanent unmasked interrupt inputs, it can use interrupt inputs [1:0] and PICMR[1:0] should be fixed to one.

13.1 Features

The OpenRISC 1000 architecture defines an interrupt controller facility with up to 32 interrupt inputs:

![Programmable Interrupt Controller Block Diagram](image)

**Figure 13-1. Programmable Interrupt Controller Block Diagram**

13.2 PIC Mask Register (PICMR)

The interrupt controller mask register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

PICMR is used to mask or unmask 32 programmable interrupt sources.
### Table 13-1. PICMR Field Descriptions

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>IUM</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IUM</th>
<th>Interrupt UnMask</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000</td>
<td>All interrupts are masked</td>
</tr>
<tr>
<td>0x00000001</td>
<td>Interrupt input 0 is enabled, all others are masked</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>0xFFFFFFFF</td>
<td>All interrupt inputs are enabled</td>
</tr>
</tbody>
</table>

### 13.3 PIC Status Register (PICSR)

The interrupt controller status register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

PICSR is used to determine the status of each PIC interrupt input. PIC can support level-triggered interrupts or combination of level-triggered and edge-triggered. Most implementations today only support level-triggered interrupts.

For level-triggered implementations bits in PICSR simply represent level of interrupt inputs. Interrupts are cleared by taking appropriate action at the device to negate the source of the interrupt. Writing a '1' or a '0' to bits in the PICSR that reflect a level-triggered source must have no effect on PICSR content.

The atomic way to clear an interrupt source which is edge-triggered is by writing a '1' to the corresponding bit in the PICSR. This will clear the underlying latch for the edge-triggered source. Writing a '0' to the corresponding bit in the PICSR has no effect on the underlying latch.

### Table 13-2. PICSR Field Descriptions

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>IS</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/(W*)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IS</th>
<th>Interrupt Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000</td>
<td>All interrupts are inactive</td>
</tr>
<tr>
<td>0x00000001</td>
<td>Interrupt input 0 is pending</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>0xFFFFFFFF</td>
<td>All interrupts are pending</td>
</tr>
</tbody>
</table>
14 Tick Timer Facility (Optional)

This chapter describes the OpenRISC 1000 tick timer facility. It is optional and an implementation may choose whether or not to implement it. UPR[TT] specifies whether or not the tick timer facility is present.

The Tick Timer is used to schedule operating system and user tasks on regular time basis or as a high precision time reference.

The Tick Timer facility is enabled with TT[M]. TTCR is incremented with each clock cycle and a tick timer interrupt can be asserted whenever the lower 28 bits of TTCR match TT[M] and TT[IE] is set.

TTCR restarts counting from zero when a match event happens and TT[M] is 0x1. If TT[M] is 0x2, TTCR is stopped when match event happens and TTCR must be changed to start counting again. When TT[M] is 0x3, TTCR keeps counting even when match event happens.

14.1 Features

The OpenRISC 1000 architecture defines a tick timer facility with the following features:

- Maximum timer count of 2^32 clock cycles
- Maximum time period of 2^28 clock cycles between interrupts
- Maskable tick timer interrupt
- Single run, restartable counter, or continues counter

Figure 14-1. Tick Timer Block Diagram
14.2 Tick Timer Mode Register (TTMR)

The tick timer mode register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

The TTMR is programmed with the time period of the tick timer as well as with the mode bits that control operation of the tick timer.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-30</th>
<th>29</th>
<th>28</th>
<th>27-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>M</td>
<td>IE</td>
<td>IP</td>
<td>TP</td>
</tr>
<tr>
<td>Reset</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TP</th>
<th>Time Period</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0000000</td>
<td>Shortest comparison time period</td>
</tr>
<tr>
<td>...</td>
<td></td>
</tr>
<tr>
<td>0xFFFFFFFF</td>
<td>Longest comparison time period</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IP</th>
<th>Interrupt Pending</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Tick timer interrupt is not pending</td>
</tr>
<tr>
<td>1</td>
<td>Tick timer interrupt pending (write '0' to clear it)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IE</th>
<th>Interrupt Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Tick timer does not generate tick timer interrupt</td>
</tr>
<tr>
<td>1</td>
<td>Tick timer generates tick timer interrupt when TTMR[TP] matches TTCR[27:0]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>M</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Tick timer is disabled</td>
</tr>
<tr>
<td>01</td>
<td>Timer is restarted when TTMR[TP] matches TTCR[27:0]</td>
</tr>
<tr>
<td>10</td>
<td>Timer stops when TTMR[TP] matches TTCR[27:0] (change TTCR to resume counting)</td>
</tr>
<tr>
<td>11</td>
<td>Timer does not stop when TTMR[TP] matches TTCR[27:0]</td>
</tr>
</tbody>
</table>

Table 14-1. TTMR Field Descriptions

14.3 Tick Timer Count Register (TTCR)

The tick timer count register is a 32-bit special-purpose register accessible with the l.mtspr/l.mfspr instructions in supervisor mode and as read-only register in user mode if enabled in SR[SUMRA].

TTCR holds the current value of the timer.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-0</th>
</tr>
</thead>
</table>

www.opencores.org  Rev 1.1  310 of 331
<table>
<thead>
<tr>
<th>Identifier</th>
<th>CNT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>0</td>
</tr>
<tr>
<td>R/W</td>
<td>R/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CNT</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>32-bit incrementing counter</td>
</tr>
</tbody>
</table>

*Table 14-2. TTCR Field Descriptions*
15 OpenRISC 1000 Implementations

15.1 Overview

Implementations of the OpenRISC 1000 architecture come in different configurations and version releases.

Version and unit present registers both identify the version/release and its configuration. Detailed configuration for some units is available in configuration registers.

An operating system should read VR, UPR and the configuration registers, and adjust its own operation accordingly. Operating systems ported on a particular OpenRISC version should run on different configurations of this version without modifications.

15.2 Version Register (VR)

The version register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It identifies the version (model) and revision level of the OpenRISC 1000 processor. It also specifies the possible template on which this implementation is based.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-24</th>
<th>23-16</th>
<th>15-6</th>
<th>5-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>VER</td>
<td>CFG</td>
<td>Reserved</td>
<td>REV</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
<td></td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>REV</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0..63 A 6-bit number that identifies various releases of a particular version. This number is changed for each revision of the device.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CFG</th>
<th>Configuration Template</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0..99 An 8-bit number that identifies particular configuration. However this is just for operating systems that do not use information provided by configuration registers and thus are not truly portable across different configurations of one implementation version. Configurations that do implement configuration registers must have their CFG smaller than 50 and configurations that do not implement configuration registers must have their CFG 50 or bigger.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>VER</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0x10..0x19 An 8-bit number that identifies a particular processor version and version of the OpenRISC architecture. Values below 0x10 and above 0x19 are illegal for OpenRISC 1000 processor implementations.</td>
</tr>
</tbody>
</table>
Table 15-1. VR Field Descriptions

15.3 Unit Present Register (UPR)

The unit present register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It identifies the present units in the processor. It has a bit for each possible unit or functionality. The lower sixteen bits identify the presence of units defined in the OpenRISC 1000 architecture. The upper sixteen bits define the presence of custom units.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-24</th>
<th>23-11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>CUP</td>
<td>Reserved</td>
<td>TTP</td>
<td>PMP</td>
<td>PICP</td>
<td>PCUP</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>DUP</td>
<td>MP</td>
<td>IMP</td>
<td>DMP</td>
<td>ICP</td>
<td>DCP</td>
<td>UP</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>UP</th>
<th>UPR Present</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>UPR is not present</td>
</tr>
<tr>
<td>1</td>
<td>UPR is present</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DCP</th>
<th>Data Cache Present</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Unit is not present</td>
</tr>
<tr>
<td>1</td>
<td>Unit is present</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ICP</th>
<th>Instruction Cache Present</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Unit is not present</td>
</tr>
<tr>
<td>1</td>
<td>Unit is present</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DMP</th>
<th>Data MMU Present</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Unit is not present</td>
</tr>
<tr>
<td>1</td>
<td>Unit is present</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IMP</th>
<th>Instruction MMU Present</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Unit is not present</td>
</tr>
<tr>
<td>1</td>
<td>Unit is present</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MP</th>
<th>MAC Present</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Unit is not present</td>
</tr>
<tr>
<td>1</td>
<td>Unit is present</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DUP</th>
<th>Debug Unit Present</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Unit is not present</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------------------</td>
</tr>
<tr>
<td>PCUP</td>
<td>Performance Counters Unit Present</td>
</tr>
<tr>
<td></td>
<td>0 Unit is not present</td>
</tr>
<tr>
<td></td>
<td>1 Unit is present</td>
</tr>
<tr>
<td>PMP</td>
<td>Power Management Present</td>
</tr>
<tr>
<td></td>
<td>0 Unit is not present</td>
</tr>
<tr>
<td></td>
<td>1 Unit is present</td>
</tr>
<tr>
<td>PICP</td>
<td>Programmable Interrupt Controller Present</td>
</tr>
<tr>
<td></td>
<td>0 Unit is not present</td>
</tr>
<tr>
<td></td>
<td>1 Unit is present</td>
</tr>
<tr>
<td>TTP</td>
<td>Tick Timer Present</td>
</tr>
<tr>
<td></td>
<td>0 Unit is not present</td>
</tr>
<tr>
<td></td>
<td>1 Unit is present</td>
</tr>
<tr>
<td>CUP</td>
<td>Custom Units Present</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>OV64S</td>
<td>OF64S</td>
<td>OF32S</td>
<td>OB64S</td>
<td>OB32S</td>
<td>CGF</td>
<td>NSGF</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NSGF</th>
<th>Number of Shadow GPR Files</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Zero shadow GPR files</td>
</tr>
<tr>
<td></td>
<td>15 Fifteen shadow GPR Files</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CGF</th>
<th>Custom GPR File</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 GPR file has 32 registers</td>
</tr>
<tr>
<td></td>
<td>1 GPR file has less than 32 registers</td>
</tr>
</tbody>
</table>

| OB32S | ORBIS32 Supported |

15.4 CPU Configuration Register (CPUCFGR)

The CPU configuration register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It specifies CPU capabilities and configuration.
Table 15-3. CPUCFGR Field Descriptions

15.5 DMMU Configuration Register (DMMUCFGR)

The DMMU configuration register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It specifies the DMMU capabilities and configuration.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-12</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7-5</th>
<th>4-2</th>
<th>1-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>HTR</td>
<td>TEIRI</td>
<td>PRI</td>
<td>CRI</td>
<td>NAE</td>
<td>NTS</td>
<td>NTW</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NTW</th>
<th>Number of TLB Ways</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DTLB has one way</td>
</tr>
<tr>
<td>...</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>DTLB has four ways</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NTS</th>
<th>Number of TLB Sets (entries per way)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DTLB has one set (entries per way)</td>
</tr>
<tr>
<td>...</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>DTLB has 128 sets (entries per way)</td>
</tr>
</tbody>
</table>
### Table 15-4. DMMUCFGR Field Descriptions

#### 15.6 IMMU Configuration Register (IMMUCFGR)

The IMMU configuration register is a 32-bit special-purpose supervisor-level register accessible with the `l.mtspr/l.mfspr` instructions in supervisor mode.

It specifies IMMU capabilities and configuration.

<table>
<thead>
<tr>
<th>Bit Identifier</th>
<th>31-12</th>
<th>Reset (R/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>R</td>
</tr>
<tr>
<td>HTR</td>
<td>-</td>
<td>R</td>
</tr>
<tr>
<td>TEIRI</td>
<td>-</td>
<td>R</td>
</tr>
<tr>
<td>PRI</td>
<td>-</td>
<td>R</td>
</tr>
<tr>
<td>CRI</td>
<td>-</td>
<td>R</td>
</tr>
<tr>
<td>NAE</td>
<td>-</td>
<td>R</td>
</tr>
<tr>
<td>NTS</td>
<td>-</td>
<td>R</td>
</tr>
<tr>
<td>NTW</td>
<td>-</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit Identifier</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7-5</th>
<th>4-2</th>
<th>1-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>HTR</td>
<td>TEIRI</td>
<td>PRI</td>
<td>CRI</td>
<td>NAE</td>
<td>NTS</td>
<td>NTW</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NTW</th>
<th>Number of TLB Ways</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 ITLB has one way</td>
</tr>
<tr>
<td></td>
<td>...</td>
</tr>
<tr>
<td></td>
<td>3 ITLB has four ways</td>
</tr>
</tbody>
</table>

---

OpenCores OpenRISC 1000 Architecture Manual

www.opencores.org

Rev 1.1

316 of 331
### 15.7 DC Configuration Register (DCCFGR)

The DC configuration register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It specifies data cache capabilities and configuration.

#### Table 15-5. IMMUCFGR Field Descriptions

<table>
<thead>
<tr>
<th>Identifier</th>
<th>Bit 31-15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
</tr>
</thead>
<tbody>
<tr>
<td>NTS</td>
<td>Identifier Name: Number of TLB Sets (entries per way)</td>
<td>0 ITLB has one set (entries per way)</td>
<td>...</td>
<td>7 ITLB has 128 sets (entries per way)</td>
</tr>
<tr>
<td>NAE</td>
<td>Identifier Name: Number of ATB Entries</td>
<td>0 IATB does not exist</td>
<td>1 IATB has one entry</td>
<td>...</td>
</tr>
<tr>
<td>CRI</td>
<td>Identifier Name: Control Register Implemented</td>
<td>0 IMMUCR not implemented</td>
<td>1 IMMUCR implemented</td>
<td></td>
</tr>
<tr>
<td>PRI</td>
<td>Identifier Name: Protection Register Implemented</td>
<td>0 IMMUPR not implemented</td>
<td>1 IMMUPR implemented</td>
<td></td>
</tr>
<tr>
<td>TEIRI</td>
<td>Identifier Name: TLB Entry Invalidate Register Implemented</td>
<td>0 ITLBEIR not implemented</td>
<td>1 ITLBEIR implemented</td>
<td></td>
</tr>
<tr>
<td>HTR</td>
<td>Identifier Name: Hardware TLB Reload</td>
<td>0 ITLB Entry reloaded in software</td>
<td>1 ITLB Entry reloaded in hardware</td>
<td></td>
</tr>
</tbody>
</table>

#### Bit 31-15

- **CBWBRI**: Reserved
- **CBFRI**: CBWBRI
- **CBLRI**: CBFRI

#### Bit 11-0

- **CBPRI**: CBWBRI
- **CBIRI**: CBFRI
- **CCRI**: CBLRI
- **CWS**: Reserved
- **CBS**: CWS
- **NCS**: CBS
- **NCW**: NCS

#### Bit 7-6:3

- **R**: Read
- **W**: Write
### NCW
Number of Cache Ways
- 0 DC has one way
- ...  
- 5 DC has thirty-two ways

### NCS
Number of Cache Sets (cache blocks per way)
- 0 DC has one set (cache blocks per way)
- ...  
- 10 DC has 1024 sets (cache blocks per way)

### BS
Cache Block Size
- 0 Cache block size 16 bytes  
- 1 Cache block size 32 bytes

### CWS
Cache Write Strategy
- 0 Cache write-through
- 1 Cache write-back

### CCRI
Cache Control Register Implemented
- 0 Register is not implemented
- 1 Register is implemented

### CBIRI
Cache Block Invalidate Register Implemented
- 0 Register is not implemented
- 1 Register is implemented

### CBPRI
Cache Block Prefetch Register Implemented
- 0 Register is not implemented
- 1 Register is implemented

### CBLRI
Cache Block Lock Register Implemented
- 0 Register is not implemented
- 1 Register is implemented

### CBFRI
Cache Block Flush Register Implemented
- 0 Register is not implemented
- 1 Register is implemented

### CBWBRI
Cache Block Write-Back Register Implemented
- 0 Register is not implemented
- 1 Register is implemented

#### Table 15-6. DCCFGR Field Descriptions

### 15.8 IC Configuration Register (ICCFGR)

The IC configuration register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It specifies instruction cache capabilities and configuration.
### Table 15-7. ICCFGR Field Descriptions

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-4</th>
<th>3</th>
<th>2-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit</td>
<td>11</td>
<td>10</td>
<td>9</td>
</tr>
<tr>
<td>Identifier</td>
<td>CBPRI</td>
<td>CBIRI</td>
<td>CCRI</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NCW</th>
<th>Number of Cache Ways</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 IC has one way</td>
</tr>
<tr>
<td></td>
<td>...</td>
</tr>
<tr>
<td></td>
<td>5 IC has thirty-two ways</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NCS</th>
<th>Number of Cache Sets (cache blocks per way)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 IC has one set (cache blocks per way)</td>
</tr>
<tr>
<td></td>
<td>...</td>
</tr>
<tr>
<td></td>
<td>10 IC has 1024 sets (cache blocks per way)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BS</th>
<th>Cache Block Size</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Cache block size 16 bytes</td>
</tr>
<tr>
<td></td>
<td>1 Cache block size 32 bytes</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CCRI</th>
<th>Cache Control Register Implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Register is not implemented</td>
</tr>
<tr>
<td></td>
<td>1 Register is implemented</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CBIRI</th>
<th>Cache Block Invalidate Register Implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Register is not implemented</td>
</tr>
<tr>
<td></td>
<td>1 Register is implemented</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CBPRI</th>
<th>Cache Block Prefetch Register Implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Register is not implemented</td>
</tr>
<tr>
<td></td>
<td>1 Register is implemented</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CBLRI</th>
<th>Cache Block Lock Register Implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 Register is not implemented</td>
</tr>
<tr>
<td></td>
<td>1 Register is implemented</td>
</tr>
</tbody>
</table>

15.9 Debug Configuration Register (DCFGR)

The debug configuration register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It specifies debug unit capabilities and configuration.
### Table 15-8. DCFGR Field Descriptions

<table>
<thead>
<tr>
<th>Identifier</th>
<th>Reserved</th>
<th>WPCI</th>
<th>NDP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NDP</th>
<th>Number of Debug Pairs</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Debug unit has one DCR/DVR pair</td>
</tr>
<tr>
<td>...</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Debug unit has eight DCR/DVR pairs</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>WPCI</th>
<th>Watchpoint Counters Implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Watchpoint counters not implemented</td>
</tr>
<tr>
<td>1</td>
<td>Watchpoint counters implemented</td>
</tr>
</tbody>
</table>

### 15.10 Performance Counters Configuration Register (PCCFGR)

The performance counters configuration register is a 32-bit special-purpose supervisor-level register accessible with the l.mtspr/l.mfspr instructions in supervisor mode.

It specifies performance counters unit capabilities and configuration.

<table>
<thead>
<tr>
<th>Bit</th>
<th>31-3</th>
<th>2-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Identifier</td>
<td>Reserved</td>
<td>NPC</td>
</tr>
<tr>
<td>Reset</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>R/W</td>
<td>R</td>
<td>R</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NPC</th>
<th>Number of Performance Counters</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>One performance counter</td>
</tr>
<tr>
<td>...</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Eight performance counters</td>
</tr>
</tbody>
</table>

Table 15-9. PCCFGR Field Descriptions
16 Application Binary Interface

16.1 Data Representation

16.1.1 Fundamental Types

Scalar types in the ISO/ANSI C language are based on memory operands definitions from the chapter entitled “Addressing Modes and Operand Conventions” on page 6. Similar relations between architecture and language types can be used for any other language.

<table>
<thead>
<tr>
<th>Type</th>
<th>C TYPE</th>
<th>SIZEOF</th>
<th>ALIGNMENT (BYTES)</th>
<th>OPENRISC EQUIVALENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integral</td>
<td>Char</td>
<td>1</td>
<td>1</td>
<td>Signed byte</td>
</tr>
<tr>
<td></td>
<td>Signed char</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Unsigned char</td>
<td>1</td>
<td>1</td>
<td>Unsigned byte</td>
</tr>
<tr>
<td></td>
<td>Signed short</td>
<td>2</td>
<td>2</td>
<td>Signed halfword</td>
</tr>
<tr>
<td></td>
<td>Unsigned short</td>
<td>2</td>
<td>2</td>
<td>Unsigned halfword</td>
</tr>
<tr>
<td></td>
<td>Signed int</td>
<td>4</td>
<td>4</td>
<td>Signed singleword</td>
</tr>
<tr>
<td></td>
<td>Signed long</td>
<td>8</td>
<td>8</td>
<td>Signed doubleword</td>
</tr>
<tr>
<td></td>
<td>Signed long long</td>
<td>8</td>
<td>8</td>
<td>Unsigned doubleword</td>
</tr>
<tr>
<td>Pointer</td>
<td>Any-type *</td>
<td>4</td>
<td>4</td>
<td>Unsigned singleword</td>
</tr>
<tr>
<td></td>
<td>Any-type (*) ()</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Floating-point</td>
<td>Float</td>
<td>4</td>
<td>4</td>
<td>Single precision float</td>
</tr>
<tr>
<td></td>
<td>Double</td>
<td>8</td>
<td>8</td>
<td>Double precision float</td>
</tr>
</tbody>
</table>

Table 16-1. Scalar Types

A null pointer of any type must be zero. All floating-point types are IEEE-754 compliant.

The OpenRISC programming model introduces a set of fundamental vector data types, as described by Table 16-2. For vector assignments both side of assignment must be of the same vector type.
### Vector Types

<table>
<thead>
<tr>
<th>VECTOR TYPE</th>
<th>SIZEOF</th>
<th>ALIGNMENT (BYTES)</th>
<th>OPENRISC EQUIVALENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector char</td>
<td>8</td>
<td>8</td>
<td>Vector of signed bytes</td>
</tr>
<tr>
<td>Vector signed char</td>
<td>8</td>
<td>8</td>
<td>Vector of signed bytes</td>
</tr>
<tr>
<td>Vector unsigned char</td>
<td>8</td>
<td>8</td>
<td>Vector of unsigned bytes</td>
</tr>
<tr>
<td>Vector short</td>
<td>8</td>
<td>8</td>
<td>Vector of signed halfwords</td>
</tr>
<tr>
<td>Vector signed short</td>
<td>8</td>
<td>8</td>
<td>Vector of signed halfwords</td>
</tr>
<tr>
<td>Vector unsigned short</td>
<td>8</td>
<td>8</td>
<td>Vector of unsigned halfwords</td>
</tr>
<tr>
<td>Vector int</td>
<td>8</td>
<td>8</td>
<td>Vector of signed singlewords</td>
</tr>
<tr>
<td>Vector signed int</td>
<td>8</td>
<td>8</td>
<td>Vector of signed singlewords</td>
</tr>
<tr>
<td>Vector long</td>
<td>8</td>
<td>8</td>
<td>Vector of signed singlewords</td>
</tr>
<tr>
<td>Vector signed long</td>
<td>8</td>
<td>8</td>
<td>Vector of signed singlewords</td>
</tr>
<tr>
<td>Vector int</td>
<td>8</td>
<td>8</td>
<td>Vector of single-precisions</td>
</tr>
</tbody>
</table>

Table 16-2. Vector Types

For alignment restrictions of all types see the chapter entitled “Addressing Modes and Operand Conventions” on page 6.

### 16.1.2 Aggregates and Unions

Aggregates (structures and arrays) and unions assume the alignment of their most strictly aligned element.

- An array uses the alignment of its elements.
- Structures and unions can require padding to meet alignment restrictions. Each element is assigned to the lowest aligned address.

```c
struct {
    char   C;
} ;
```

![Figure 16-1. Byte aligned, sizeof is 1](image)

```c
struct {
    char   C;
    char   D;
    short  S;
    long   N;
} ;
```

![Figure 16-2. No padding, sizeof is 8](image)
16.1.3 Bit-fields

C structure and union definitions can have elements defined by a specified number of bits. Table 16-3 describes valid bit-field types and their ranges.

<table>
<thead>
<tr>
<th>Bit-field Type</th>
<th>Width w [bits]</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed char</td>
<td>1 to 8</td>
<td>$-2^{w-1}$ to $2^{w-1}$-1</td>
</tr>
<tr>
<td>Char</td>
<td></td>
<td>0 to $2^{w-1}$</td>
</tr>
<tr>
<td>Unsigned char</td>
<td></td>
<td>0 to $2^w-1$</td>
</tr>
<tr>
<td>Signed short</td>
<td>1 to 16</td>
<td>$-2^{w-1}$ to $2^{w-1}$-1</td>
</tr>
<tr>
<td>Short</td>
<td></td>
<td>0 to $2^w-1$</td>
</tr>
<tr>
<td>Unsigned short</td>
<td></td>
<td>0 to $2^w-1$</td>
</tr>
<tr>
<td>Signed int</td>
<td>1 to 32</td>
<td>$-2^{w-1}$ to $2^{w-1}$-1</td>
</tr>
<tr>
<td>Int</td>
<td></td>
<td>0 to $2^w-1$</td>
</tr>
<tr>
<td>Enum</td>
<td></td>
<td>0 to $2^w$-1</td>
</tr>
<tr>
<td>Unsigned int</td>
<td></td>
<td>0 to $2^w-1$</td>
</tr>
<tr>
<td>Signed long</td>
<td></td>
<td>$-2^{w-1}$ to $2^{w-1}$-1</td>
</tr>
<tr>
<td>Long</td>
<td></td>
<td>0 to $2^w$-1</td>
</tr>
<tr>
<td>Unsigned long</td>
<td></td>
<td>0 to $2^w$-1</td>
</tr>
</tbody>
</table>

Table 16-3. Bit-Field Types and Ranges

Bit-fields follow the same alignment rules as aggregates and unions, with the following additions:

- Bit-fields are allocated from most to least significant (from left to right)
- A bit-field must entirely reside in a storage unit appropriate for its declared type.
- Bit-fields may share a storage unit with other struct/union elements, including elements that are not bit-fields. Struct elements occupy different parts of the storage unit.
- Unnamed bit-fields’ types do not affect the alignment of a structure or union.
16.2 Function Calling Sequence

This section describes the standard function calling sequence, including stack frame layout, register usage, parameter passing, and so on. The standard calling sequence requirements apply only to global functions, however it is recommended that all functions use the standard calling sequence.

16.2.1 Register Usage

The OpenRISC 1000 architecture defines 32 general-purpose registers. These registers are 32 bits wide in 32-bit implementations and 64 bits wide in 64-bit implementations.

<table>
<thead>
<tr>
<th>Register</th>
<th>Preserved across function calls</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>R31</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R30</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R29</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R28</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R27</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R26</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R25</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R24</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R23</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R22</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R21</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R20</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R19</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R18</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
</tbody>
</table>
### Table 16-4. General-Purpose Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Preserved across function calls</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>R17</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R16</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R15</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R14</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R13</td>
<td>No</td>
<td>Temporary register</td>
</tr>
<tr>
<td>R12</td>
<td>No</td>
<td>Temporary register (RVH - Return value high 32 bits of 64-bit value on 32-bit system)</td>
</tr>
<tr>
<td>R11</td>
<td>No</td>
<td>RV – Return value</td>
</tr>
<tr>
<td>R10</td>
<td>Yes</td>
<td>Callee-saved register</td>
</tr>
<tr>
<td>R9</td>
<td>Yes</td>
<td>LR – Link address register</td>
</tr>
<tr>
<td>R8</td>
<td>No</td>
<td>Function parameter number 5</td>
</tr>
<tr>
<td>R7</td>
<td>No</td>
<td>Function parameter number 4</td>
</tr>
<tr>
<td>R6</td>
<td>No</td>
<td>Function parameter number 3</td>
</tr>
<tr>
<td>R5</td>
<td>No</td>
<td>Function parameter number 2</td>
</tr>
<tr>
<td>R4</td>
<td>No</td>
<td>Function parameter number 1</td>
</tr>
<tr>
<td>R3</td>
<td>No</td>
<td>Function parameter number 0</td>
</tr>
<tr>
<td>R2</td>
<td>Yes</td>
<td>FP - Frame pointer</td>
</tr>
<tr>
<td>R1</td>
<td>Yes</td>
<td>SP - Stack pointer</td>
</tr>
<tr>
<td>R0</td>
<td>-</td>
<td>Fixed to zero</td>
</tr>
</tbody>
</table>

Some registers have assigned roles:

- **R0 [Zero]** Always fixed to zero. Even if it is writable in some embedded implementations, the software shouldn’t modify it.

- **R1 [SP]** The stack pointer holds the limit of the current stack frame. The stack contents below the stack pointer are undefined. Stack pointer must be double word aligned at all times.

- **R2 [FP]** The frame pointer holds the address of the previous stack frame. Incoming function parameters reside in the previous stack frame and can be accessed at positive offsets from FP.

- **R3 through R8** General-purpose parameters use up to 6 general-purpose registers. Parameters beyond the sixth parameter appear on the stack.

- **R9 [LR]** Link address is the location of the function call instruction and is used to calculate where program execution should return after function completion.

- **R11 [RV]** Return value of the function. For *void* functions a value is not defined. For functions returning a union or structure, a pointer to the result is placed into return value register.

- **R12 [RVH]** Return value high of the function. For functions returning 32-bit values this register can be considered temporary register.
Furthermore, an OpenRISC 1000 implementation might have several sets of shadowed general-purpose registers. These shadowed registers are used for fast context switching and sets can be switched only by the operating system.

### 16.2.2 The Stack Frame

In addition to registers, each function has a frame on the run-time stack. This stack grows downward from high addresses. Table 16-5 shows the stack frame organization.

<table>
<thead>
<tr>
<th>Position</th>
<th>Contents</th>
<th>Frame</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP + 4N</td>
<td>Parameter N</td>
<td>Previous</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FP + 0</td>
<td>Parameter 0</td>
<td></td>
</tr>
<tr>
<td>FP – 4</td>
<td>Function variables</td>
<td>Current</td>
</tr>
<tr>
<td>FP – 8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SP + 4</td>
<td>Previous FP value</td>
<td></td>
</tr>
<tr>
<td>SP + 0</td>
<td>Return address</td>
<td></td>
</tr>
<tr>
<td>SP – 4</td>
<td>For use by leaf functions w/o function</td>
<td>Future</td>
</tr>
<tr>
<td>SP – 2096</td>
<td>prologue/epilogue</td>
<td></td>
</tr>
<tr>
<td>SP – 2100</td>
<td>For use by exception handlers</td>
<td></td>
</tr>
<tr>
<td>SP – 2536</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 16-5. Stack Frame**

The stack pointer always points to the end of the latest allocated stack frame. All frames must be double word aligned. In code compiled for 32-bit implementations, upper halves of all double words are zero.

The first 2092 bytes below the current stack frame are reserved for leaf functions that do not need to modify their stack pointer. Exception handlers must guarantee that they will not use this area.

### 16.2.3 Parameter Passing

Functions receive their first 6 arguments in general-purpose parameter registers. If there are more than six arguments, the remaining arguments are passed on the stack. Structure and union arguments are passed as pointers.

All 64-bit arguments in a 32-bit system are passed using a pair of registers. 64-bit arguments are not aligned. For example `long long arg1, long arg2, long long arg3` are be passed in the following way: `arg1 in r3&r4, arg2 in r5, arg3 in r6&r7`. 
16.2.4 Functions Returning Scalars or No Value

A function that returns an integral, pointer or vector/floating-point value places its result in the general-purpose RV register. Void functions put no particular value in GPR[RV] register.

16.2.5 Functions Returning Structures or Unions

A function that returns a structure or union places the address of the structure or union in the general-purpose RV register.

16.3 Operating System Interface

16.3.1 Exception Interface

The OpenRISC 1000 exception mechanism allows the processor to change to supervisor mode as a result of external signals, errors or execution of certain instructions. When an exception occurs the following events happen:

- The address of the interrupted instruction and the machine state are saved
- The machine mode is changed to supervisor mode
- The execution resumes from a predefined exception vector address which is different for every exception

<table>
<thead>
<tr>
<th>Exception Type</th>
<th>Vector Offset</th>
<th>SIGNAL</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>0x100</td>
<td>None</td>
<td>Reset</td>
</tr>
<tr>
<td>Bus Error</td>
<td>0x200</td>
<td>SIGBUS</td>
<td>Unexisting physical location, bus parity error.</td>
</tr>
<tr>
<td>Data Page Fault</td>
<td>0x300</td>
<td>SIGSEGV</td>
<td>Unmapped data location or protection violation.</td>
</tr>
<tr>
<td>Instruction Page Fault</td>
<td>0x400</td>
<td>SIGSEGV</td>
<td>Unmapped instruction location or protection violation.</td>
</tr>
<tr>
<td>Tick Timer Interrupt</td>
<td>0x500</td>
<td>None</td>
<td>Process scheduling</td>
</tr>
<tr>
<td>Alignment</td>
<td>0x600</td>
<td>SIGBUS</td>
<td>Unaligned data</td>
</tr>
<tr>
<td>Illegal Instruction</td>
<td>0x700</td>
<td>SIGILL</td>
<td>Illegal/unimplemented instruction</td>
</tr>
<tr>
<td>External Interrupt</td>
<td>0x800</td>
<td>None</td>
<td>Device has asserted an interrupt</td>
</tr>
<tr>
<td>D-TLB Miss</td>
<td>0x900</td>
<td>None</td>
<td>DTLB software reload needed</td>
</tr>
<tr>
<td>I-TLB Miss</td>
<td>0xA00</td>
<td>None</td>
<td>ITLB software reload needed</td>
</tr>
<tr>
<td>Range</td>
<td>0xB00</td>
<td>SIGSEGV</td>
<td>Arithmetic overflow</td>
</tr>
<tr>
<td>System Call</td>
<td>0xC00</td>
<td>None</td>
<td>Instruction l.sys</td>
</tr>
<tr>
<td>Trap</td>
<td>0xE00</td>
<td>SIGTRAP</td>
<td>Instruction l.trap or debug unit exception.</td>
</tr>
</tbody>
</table>
The operating system handles an exception either by completing the faulting exception in a manner transparent to the application, if possible, or by delivering a signal to the application. Table 16-6 shows how hardware exceptions can be mapped to signals if the operating system cannot complete the faulting exception.

### 16.3.2 Virtual Address Space

For user programs to execute in virtual address space, the memory management unit (MMU) must be enabled. The MMU translates virtual address generated by the running process into physical address. This allows the process to run anywhere in the physical memory and additionally page to a secondary storage.

Processes typically begin with three logical segments, commonly referred as “text”, “data” and “stack”. Additional segments may exist or can be created by the operating system.

### 16.3.3 Page Size

Memory is organized into pages, which are the system’s smallest units of memory allocation. The basic page size is 8KB with some implementations supporting 16MB and 32GB pages.

### 16.3.4 Virtual Address Assignments

Processes have full access to the entire virtual address space. However the size of a process can be limited by several factors such as a process size limit parameter, available physical memory and secondary storage.

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFFFF_FFFF</td>
<td>Reserved system area</td>
</tr>
<tr>
<td>Start of Stack</td>
<td>Stack</td>
</tr>
<tr>
<td>Growing Down</td>
<td></td>
</tr>
<tr>
<td>Growing Up</td>
<td>Heap</td>
</tr>
<tr>
<td>Start of Data Segments</td>
<td>.bss</td>
</tr>
<tr>
<td>Start of Program Code</td>
<td>.data</td>
</tr>
<tr>
<td>Start of Dynamic Segment Area</td>
<td>.text</td>
</tr>
<tr>
<td></td>
<td>Shared Objects</td>
</tr>
</tbody>
</table>
Page at location 0x0 is usually reserved to catch dereferences of NULL pointers.

Usually the beginning address of "text", "data" and "bss" segments are defined when linking the executable file. The heap is adjusted with facilities such as malloc and free. The dynamic segment area is adjusted with mmap, and the stack size is limited with setrlimit.

16.3.5 Stack

Every process has its own stack that is not tied to a fixed area in its address space. Since the stack can change differently for each call of a process, a process should use the stack pointer in general-purpose register r1 to access stack data.

16.3.6 Processor Execution Modes

The OpenRISC 1000 provides two execution modes: user and supervisor. Processes run in user mode and the operating system’s kernel runs in supervisor mode. A Process must execute the l.sys instruction to switch to supervisor mode, hence requesting service from the operating system. System calls uses same software convention model as used with function calls, except additional register r11 specifies system call id.

16.4 Position-Independent Code

16.5 ELF

The OpenRISC tools use the ELF object file formats and DWARF debugging information formats, as described in System V Application Binary Interface, from the Santa Cruz Operation, Inc. ELF and DWARF provide a suitable basis for representing the information needed for embedded applications. Other object file formats are available, such as COFF. This section describes particular fields in the ELF and DWARF formats that differ from the base standards for those formats.

16.5.1 Header Convention

The e_machine member of the ELF header contains the decimal value 33906 (hexadecimal 0x8472) that is defined as the name EM_OR32.
The `e_ident` member of the ELF header contains values as shown in Table 16-8.

<table>
<thead>
<tr>
<th>OR32 ELF e_ident Fields</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><code>e_ident[EI_CLASS]</code></td>
<td>ELFCLASS32</td>
<td>For all 32-bit implementations</td>
</tr>
<tr>
<td><code>E_ident[EI_DATA]</code></td>
<td>ELFDATA2MSB</td>
<td>For all implementations</td>
</tr>
</tbody>
</table>

Table 16-8. `e_ident` Field Values

The `e_flags` member of the ELF header contains values as shown in Table 16-9.

<table>
<thead>
<tr>
<th>OR32 ELF e_flags</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>HAS_RELOC</td>
<td>0x01</td>
<td>Contains relocation entries</td>
</tr>
<tr>
<td>EXEC_P</td>
<td>0x02</td>
<td>Is directly executable</td>
</tr>
<tr>
<td>HAS_LINENO</td>
<td>0x04</td>
<td>Has line number information</td>
</tr>
<tr>
<td>HAS_DEBUG</td>
<td>0x08</td>
<td>Has debugging information</td>
</tr>
<tr>
<td>HAS_SYMS</td>
<td>0x10</td>
<td>Has symbols</td>
</tr>
<tr>
<td>HAS_LOCALS</td>
<td>0x20</td>
<td>Has local symbols</td>
</tr>
<tr>
<td>DYNAMIC</td>
<td>0x40</td>
<td>Is dynamic object</td>
</tr>
<tr>
<td>WP_TEXT</td>
<td>0x80</td>
<td>Text section is write protected</td>
</tr>
<tr>
<td>D_PAGED</td>
<td>0x100</td>
<td>Is dynamically paged</td>
</tr>
</tbody>
</table>

Table 16-9. `e_flags` Field Values

16.5.2 Sections
There are no OpenRISC section requirements beyond the base ELF standards.

16.5.3 Relocation
This section describes values and algorithms used for relocations. In particular, it describes values the compiler/assembler must leave in place and how the linker modifies those values.

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
<th>Size</th>
<th>Calculation</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_OR32_NONE</td>
<td>0</td>
<td>0</td>
<td>None</td>
</tr>
<tr>
<td>R_OR32_32</td>
<td>1</td>
<td>32</td>
<td>A</td>
</tr>
<tr>
<td>R_OR32_16</td>
<td>2</td>
<td>16</td>
<td>A &amp; 0xffff</td>
</tr>
<tr>
<td>R_OR32_8</td>
<td>3</td>
<td>8</td>
<td>A &amp; 0xff</td>
</tr>
<tr>
<td>R_OR32_CONST</td>
<td>4</td>
<td>16</td>
<td>A &amp; 0xffff</td>
</tr>
<tr>
<td>R_OR32_CONSTH</td>
<td>5</td>
<td>16</td>
<td>(A &gt;&gt; 16) &amp; 0xffff</td>
</tr>
<tr>
<td>R_OR32_JUMPTARG</td>
<td>6</td>
<td>28</td>
<td>(S + A -P) &gt;&gt; 2</td>
</tr>
</tbody>
</table>
Key $S$ indicates the final value assigned to the symbol referenced in the relocation record. Key $A$ is the added value specified in the relocation record. Key $P$ indicates the address of the relocation (e.g., the address being modified).

16.6 COFF

16.6.1 Sections

16.6.2 Relocation