#### RSACONFERENCE2014

FEBRUARY 24 - 28 | MOSCONE CENTER | SAN FRANCISCO



Capitalizing on Collective Intelligence

#### Attacking PUF-based Pattern Matching Key Generators via Helper Data Manipulation

SESSION ID: CRYP-W01

#### Jeroen Delvaux

Doctoral Researcher University of Leuven (KU Leuven) & iMinds, Belgium Department of Electrical Engineering ESAT/COSIC



#### Contents

- Physically Unclonable Functions (PUF): preliminaries
- Pattern Matching Key Generator (PMKG)
  - Architecture
  - Failure behavior
  - Attacks
  - Countermeasures
- Conclusion & Further Work



## Physically Unclonable Functions (PUFs)

- Emerging hardware primitive
- IC-unique function (manufacturing variations)
- Analogous: human fingerprint (biometrics)
- Main usage: secret key generation





## Secret Keys: PUFs versus NVM

Traditionally: NVM (e.g. Flash)

- Costly: no minimal CMOS (additional processing steps)
- Physical attacks: vulnerable

#### PUF

- Minimal CMOS
- Invasion damages PUF; no permanent electrical storage



#### Auxiliary Logic Resolves PUF Issues Key reproducibility: noise, ΔV, ΔT



Key entropy:

non-uniformity

## Pattern Matching Key Generator (HOST 2011 & patent)



#### **PMKG Failure Conditions**

- Pattern Miss:
   HD > T
   @ sub-key index
- Pattern Collision:  $HD \le T$  @ non sub-key index
- We construct approximating formulas for failure probabilities
  - System parameters: W = pattern width, L = #indices, T = threshold
  - Incorporate PUF statistics (65nm CMOS measurements)



#### Attacks: Common Framework

- Expose more stream bits (e.g. left to right), one-by-one
- Two hypotheses for unknown bit: '0' or '1'
  - Corresponding helper data (manipulation)
  - Observe (small) statistical difference in PMKG failure rate
- Exceeding index 0: abrupt change in failure rate



## Snake I: Exploit Pattern Misses



## Snake II: Exploit Pattern Collisions

- Correct guess: more collisions
- Exceed index 0: collide never



Pattern misses side-effect complicates the attack



#### Effective countermeasures

- Avoid abrupt change in failure rate @ index 0
- Non-overlapping patterns (patent only / not HOST; not proposed with a security objective)
  - #stream bits = L\*W (before L + W − 1)
  - Inefficient
- Newly proposed: circularity of the response bits
  - #stream bits = L

![](_page_10_Picture_7.jpeg)

## **Conclusion & Further Work**

- PMKG vulnerable to helper data manipulation
- Statistical observation of the failure rate
- Countermeasure: circularity of PUF bits
- PMKG basic principle: HD measurements
  - Simple operations, compared to traditional method (ECC, Hash function)
  - Lightweight for some use cases?
  - Secure variants?

![](_page_11_Picture_8.jpeg)

![](_page_11_Picture_9.jpeg)

#### RSACONFERENCE2014

FEBRUARY 24 - 28 | MOSCONE CENTER | SAN FRANCISCO

![](_page_12_Picture_2.jpeg)

#### **Questions?**

#### RSACONFERENCE2014

FEBRUARY 24 - 28 | MOSCONE CENTER | SAN FRANCISCO

![](_page_13_Picture_2.jpeg)

Capitalizing on Collective Intelligence

# On Increasing the Throughput of Stream Ciphers

SESSION ID: CRYP-W01

#### Frederik Armknecht, Vasily Mikhalev

University Mannheim Theoretical Computer Science and IT Security Group

![](_page_13_Picture_8.jpeg)

![](_page_14_Picture_0.jpeg)

Introduction

New Transformation

Conclusion

![](_page_14_Picture_4.jpeg)

![](_page_14_Picture_5.jpeg)

#### Introduction

![](_page_15_Picture_1.jpeg)

![](_page_15_Picture_2.jpeg)

#### **Stream Ciphers**

- Designed for efficiently encrypting data streams of arbitrary length
- Preferable choice if real-time encryption is required
- Most popular application scenario: Mobile communication
- Examples:
  - GSM: A5-ciphers
  - Bluetooth: E0 ciphers
  - SSL: RC4 cipher

![](_page_16_Picture_8.jpeg)

![](_page_16_Picture_9.jpeg)

#### **Principle of Stream Ciphers**

![](_page_17_Figure_1.jpeg)

#### **Feedback Shift Registers**

![](_page_18_Figure_1.jpeg)

At each clock-cycle:

- 1) The value of stage 0 is output
- 2) The new value of stage n-1 is computed
- 3) All other values are shifted

- Hardware efficient
- Important building blocks of stream ciphers
- Can produce bit streams with high period
- Often combined with other components

![](_page_18_Picture_10.jpeg)

![](_page_18_Picture_11.jpeg)

#### Example: Grain-128

![](_page_19_Figure_1.jpeg)

Grain 128 e-STREAM finalist in the second profile portfolio (restricted hardware recourses)

![](_page_19_Picture_3.jpeg)

![](_page_19_Picture_4.jpeg)

#### eStream

ECRYPT II ∤দ্দতাৡ্তে^ ‡

#### eSTREAM: the ECRYPT Stream Cipher Project

Profile 1 (	SW)       where the contains seven stream ciphers. This website is dedicated to ciphers in this final portfolio. For information on the eSTREAM project and selection process, including a timetable of the project and further technical background, please visit the original eSTREAM Project website.		
HC R	abbit The eSTREAM Portfolio		
Salsa2 SOSEM	The short report from April 2008 discussing the initial portfolio (with eight stream ciphers) and the end of the eSTREAM project can be found here. The eSTREAM portfolio was revised in September 2008, following the announcement of cryptanalytic results against one of the original algorithms (see here).		
Profile 2 (	portfolio was published in October 2009, and is available here; the second review form January 2012		
	STREAM portfolio ciphers fall into two profiles. Profile 1 contains stream ciphers more suitable for		
softw for h consu	are applications with high throughput requirements. Profile 2 stream ciphers are particularly suitable ardware applications with restricted resources such as limited storage, gate count, or power imption.		

![](_page_21_Picture_0.jpeg)

## Design of a cryptographic primitives is a trade-off between:

![](_page_21_Figure_2.jpeg)

#### **Generic Stream Cipher**

![](_page_22_Figure_1.jpeg)

- We consider a generic stream cipher composed of three building blocks:
  - A feedback shift register FSR
  - An external block
  - An output function

UNIVERSITAT

MANNHEIM

Majority of stream ciphers comes within this structure

![](_page_22_Picture_7.jpeg)

#### Example: Grain-128

![](_page_23_Figure_1.jpeg)

![](_page_23_Picture_2.jpeg)

![](_page_23_Picture_3.jpeg)

#### Example: E0 (Bluetooth Standard)

- 4 LFSRs
   Additional 4-bit memory
- Memory ≈
   Addition
   with carry

![](_page_24_Figure_3.jpeg)

![](_page_24_Picture_4.jpeg)

![](_page_24_Picture_5.jpeg)

#### A5/1 (GSM Standard)

![](_page_25_Figure_1.jpeg)

3 LFSRs

٠

![](_page_25_Picture_3.jpeg)

Irregular clocking based on majority decision

![](_page_25_Picture_5.jpeg)

![](_page_26_Picture_0.jpeg)

UNIVERSITÄ

MANNHEIM

- 3 non-linear feedback shift registers
- Another eStream finalist (low area hardware)

![](_page_26_Figure_3.jpeg)

#RSAC

## Throughput

- Throughput = rate at which new ouput is produced with respect to time
- Hardware implementation = circuit

![](_page_27_Figure_3.jpeg)

- Each component has a certain delay
- Impacts total delay of circuit

MANNHEIM

- Short total delay = higher frequency possible
  - = increase in maximum throughput

![](_page_27_Picture_8.jpeg)

![](_page_28_Picture_0.jpeg)

![](_page_28_Figure_1.jpeg)

Total Delay Formula:

Delay(Circuit) = max{Delay(A),Delay(B)} + Delay(C)

• Here:

Delay(Circuit) = Delay(B) + Delay(C)

Reducing Delay(B) decreases Delay(Circuit) !!

![](_page_28_Picture_7.jpeg)

![](_page_28_Picture_8.jpeg)

#### **Preserving Transformations**

- Modification does <u>not</u> change the functionality
- Preserving transformation T on circuit C:
  - For <u>any input</u> (initial state) of C,
  - there exists a <u>corresponding input</u> (initial state) for T(C)
  - such that both produce the <u>same output</u> (bitstream)

![](_page_29_Figure_6.jpeg)

## Improving the Throughput

![](_page_30_Figure_1.jpeg)

#### Three possible approaches

- a) Decrease Delay(Feedback Shift Register)
- b) Decrease Delay(Output Function h)
- c) Decrease Delay(External Block) (out of scope)

![](_page_30_Picture_6.jpeg)

![](_page_30_Picture_7.jpeg)

## a) Modifying Feedback Shift Register

- Motivation: Parallelize feedback function
- Realization: Each state entry has its "own" feedback function

![](_page_31_Figure_3.jpeg)

## b) Modifying Output Function

- Main idea also here: parallelization
- Example: implementing function  $f=x_0+x_1+x_2x_3+x_4$  using 2-input gates
- Straightforward:

MANNHEIM

![](_page_32_Figure_4.jpeg)

Delay(f) = max{Delay(XOR),Delay(AND)} + Delay(XOR) + Delay(XOR) = 3 × Delay(XOR)

- Computing n outputs takes time: n × Delay(f)
- We can do better by using pipelining

![](_page_32_Picture_8.jpeg)

![](_page_33_Picture_0.jpeg)

MANNHEIM

Idea: Once one layer of computation is finished for one ouput, it starts with computatin for next output

![](_page_33_Figure_2.jpeg)

- Delay: Delay(XOR) + Delay(Flip-Flop)
- Problems: Intermediate values need to be stored  $\rightarrow$  memory increase

![](_page_33_Picture_5.jpeg)

#### **New Transformation**

![](_page_34_Picture_1.jpeg)

![](_page_34_Picture_2.jpeg)

#### LFSR of Grain-128

![](_page_35_Figure_1.jpeg)

Schematic View of LFSR L

![](_page_35_Picture_3.jpeg)

![](_page_35_Picture_4.jpeg)

![](_page_36_Picture_0.jpeg)

#### Schematic View:

- Observation:
  - 114 of 128 stages are not used by feedback function or other components
  - Only task: store and shift values
- Idea:
  - Use these regions for storing intermediate values

![](_page_36_Picture_8.jpeg)

![](_page_36_Picture_9.jpeg)

#### Idea (cont.)

- Use feedback shift register in Galois configuration
- Move part of the output function h into the feedback function of the FSR

![](_page_37_Figure_3.jpeg)

## Idea (cont.)

- To "correct" the modification, we cancel out the difference at some later stage
- Identify isolated interval:
- a) State entries are only shifted
- b) Updates outside the interval are independent of values inside the interval

![](_page_38_Figure_5.jpeg)

Insert change at beginning of interval and cancel it out at the end

![](_page_38_Figure_7.jpeg)

#### **Cipher Transformation**

![](_page_39_Figure_1.jpeg)

#### Application

We applied the transformations to Grain-128

![](_page_40_Figure_2.jpeg)

• Keygeneration mode (no feedback from *h* to FSRs)

#### Specifications

UNIVERSITÄT

![](_page_40_Figure_5.jpeg)

#### **Optimization of Grain-128**

![](_page_41_Figure_1.jpeg)

#RSAC

RSACONFERENCE2014

![](_page_41_Picture_2.jpeg)

#### **Exact Specifications of Grain-128**

#### Original

**LFSR L feedback functions:**  $f_{127} = L_t[0] + L_t[7] + L_t[38] + L_t[70] + L_t[81] + L_t[96]$  $f_i = L_t[i + 1], 0 \le i \le 127$ 

#### **NLFSR N feedback functions :**

$$\begin{split} g_{127} &= L_t[0] + N_t[0] + N_t[26] + N_t[56] + N_t \ [91] + N_t \ [96] + \\ &= N_t[3]N_t[67] + N_t[11]N_t[13] + N_t[17]N_t[18] + N_t[27]N_t[59] - \\ &= N_t[40]N_t[48] + N_t \ [61]N_t[65] + N_t \ [68]N_t[84] \\ g_i &= N_t[i+1], 0 \le i \le 127 \end{split}$$

**Output function:**  $h = N_t[2] + N_t[15] + N_t[36] + N_t[45] + N_t[64] + N_t[73] + N_t[89] + L_t[93] + L_t[13]L_t[20] + N_t[95]L_t[42] + L_t[60]L_t[79] + N_t[12]L_t[8] + N_t[12]N_t[95]L_t[95]$ 

![](_page_42_Figure_6.jpeg)

All update functions are computed in parallel. The one with the biggest delay is  $g_{15} = N_t [16] + N_t [13] N_t [96] N_t [96]]$ 

UNIVERSITÄT MANNHEIM

**Output function:**  $h = N_t[15] + N_t[36] + N_t[45] + N_t[64] + N_t[73] + N_t[89] + L_t[93]$ 

RSACONFERENCE2014

#RSAC

#### **Implementation Results**

- Implementation details
  - Hardware description language: Verilog
  - Integrated circuit: ASIC
  - Cell library: Faraday Design Kit for UMC L180 GII technology library
  - Synthesis and simulation using: Cadence RTL Compiler\*

![](_page_43_Picture_6.jpeg)

Compiler	Change throughput		Change Area
settings	Initialization	Keystream generation	
Optimize throughput	Increase <u>by 18% (</u> from	Increase <u>by 24%</u> (from	Decrease by <u>46 GE (</u> from
	1.11 GHz to 1.31 GHz)	1.29 GHz to 1.45 GHz)	1794 GE to 1748 GE)
Optimize area	Increase <u>by 20% (</u> from	Increase <u>by 20% (</u> from	Increase by <u>29 GE (</u> from
	0.60 GHz to 0.72 GHz)	0.90 GHz to 1.08 GHz)	1627 GE to 1656 GE)

![](_page_43_Picture_8.jpeg)

\*The compiler offers a set of algorithms that perform synthesis based on concurrent optimization of timing/area/power consumption. It is commonly used in research.

#RSAC

**RSA**CONFERENCE

#### **Conclusion**

![](_page_44_Picture_1.jpeg)

![](_page_44_Picture_2.jpeg)

#### Contribution

- A generic transformation for increasing throughput without memory increase
- Applicable to a broad class of stream ciphers
- Idea: follow pipelining approach but re-use existing structures for saving memory
- Theory:
  - Formal description and proof of correctness
- Practice:

NHEIM

- Applied to Grain-128 stream cipher
- Increase of throughput by 18% (24%) and no area increase

![](_page_45_Picture_9.jpeg)

#### **Future Work**

- Developing an algorithm which automatically finds a (nearly) optimal solution
- Application to other stream ciphers
- Design of a new stream cipher with decreased hardware-size
- Other applications?

![](_page_46_Picture_5.jpeg)

![](_page_46_Picture_6.jpeg)

## Thank you very much!

![](_page_47_Picture_1.jpeg)

![](_page_47_Picture_2.jpeg)

#### RSACONFERENCE2014

FEBRUARY 24 - 28 | MOSCONE CENTER | SAN FRANCISCO

![](_page_48_Picture_2.jpeg)

Capitalizing on Collective Intelligence

# On Double Exponentiation for Securing RSA against Fault Analysis

SESSION ID: CRYP-W01

#### Lê Đức Phong

Temasek Laboratories National University of Singapore

![](_page_48_Picture_8.jpeg)

#### RSACONFERENCE2014

FEBRUARY 24 - 28 | MOSCONE CENTER | SAN FRANCISCO

![](_page_49_Figure_2.jpeg)

#### Hardware Implementations

#### Outline

- RSA and Fault Analysis (FA)
  - Fault attack against CT-RSA implementation
  - Usual countermeasures
- Using Double exponentiation against FA
  - Principle
  - Improvements: Binary, sliding-window methods
  - Right-to-Left Double exponentiation
  - Performance Comparison
- Conclusion

![](_page_50_Picture_10.jpeg)

**RSA**CONFER

#### Fault Analysis Attack

- In traditional security model (provable security):
  - one should believe that cryptographic primitives are secure whenever computational complexity assumptions (Factorization, RSA, DL, ...) are difficult to solve
- But, in practice:
  - Fault analysis attack [BDL97] recovers the secret key from the RSA-CRT signature scheme due to only one faulty signature
  - Fault Injection:
    - Various mechanisms
    - To misinterpret, skip instructions, random modify data, ...

![](_page_51_Picture_8.jpeg)

![](_page_51_Picture_9.jpeg)

#### Fault attacks against RSA-CRT

- RSA-CRT (RSA with CRT mode) uses to Chinese Reminder Theorem
  - N=p·q: RSA modulus, p and q: large primes
  - e·d = 1 mod (p-1)(q-1)
  - $d_p = d \mod (p-1)$  and  $d_q = d \mod (q-1)$
  - I<sub>q</sub>: inverse of q modulo p
- Signature S of a message m
  - $S_p = m^{dp} \mod p$  and  $S_q = m^{dq} \mod q$
  - $\mathbf{S} = CRT(\mathbf{S}_p, \mathbf{S}_q) = \mathbf{S}_q + q \cdot ((\mathbf{S}_p \mathbf{S}_q) \cdot I_q \mod p)$
- 4x faster than RSA straightforward implementation
- Reduce the size of data

![](_page_52_Picture_11.jpeg)

![](_page_52_Picture_12.jpeg)

## Fault attacks against RSA-CRT

- Signature S of a message m
  - 1.  $S_p = m^{dp} \mod p$  $S_q = m^{dq} \mod q$  Fault attack
  - 2.  $S = CRT(S_p, S_q) = S_q + q \cdot ((S_p S_q) \cdot I_q \mod p)$
- Find primes *p* and *q* 
  - $q = GCD((S \underline{S}) \mod N, N)$  or  $q = GCD((\underline{S}^{e} m) \mod N, N)$
- Basic countermeasures
  - compute a signature twice and compare the two results
  - verify the signature before returning

![](_page_53_Picture_9.jpeg)

**RSA**CO

#### Usual countermeasures

- Modulus extension based countermeasures (Sharmir's trick)
  - <u>Concept</u>: compute  $S^* = m^d \mod rN$  and  $Z = m^d \mod r$
  - Check whether  $S^* \equiv Z \mod r$
- Self-secure exponentiation
  - Montgomery ladder, R2L multiply always exponentiation
  - Check the coherence of variables, *e.g.* in Montgomery ladder
    - Check whether:

#### $R_0 \cdot m = R_1$

![](_page_54_Picture_9.jpeg)

## Double addition chain [Riv09]

- In CT-RSA 2009, Rivain presented an alterative solution, called *double* addition chain
  - <u>Basic concept</u>: compute  $A = m^d$  and  $B = m^{\varphi(N) d}$
  - Check whether the relation  $A \times B \equiv 1 \mod N$
- Need to find a short addition chain to raise *m* to both powers *d* and  $\varphi(N) d$ . Rivain introduced an efficient heuristics
  - Basically, it is a binary method, compute on-the-fly
  - e.g., need to compute ( $m^7$ ,  $m^{35}$ )  $\longrightarrow$  10 multiplications

 $(0,1) \xrightarrow{+} (1,1) \xrightarrow{\times 2 + 1} (1,3) \xrightarrow{\times 2 + 1} (1,7) \xrightarrow{+} (7,8) \xrightarrow{\times 2 + 1} (7,17) \xrightarrow{\times 2 + 1} (7,35)$ 

![](_page_55_Picture_8.jpeg)

#### **Double exponentiation**

Improvement to binary method

• Formally, he defined

 $(\alpha_{i+1}, \beta_{i+1}) = \begin{cases} (\alpha_i, \beta_i/2) & \text{if } \alpha_i \leq \beta_i/2 \text{ and } \beta_i \text{ is even} \\ (\alpha_i, (\beta_i - 1)/2) & \text{if } \alpha_i \leq \beta_i/2 \text{ and } \beta_i \text{ is odd} \\ (\beta_i - \alpha_i, \alpha_i) & \text{if } \alpha_i > \beta_i/2. \end{cases}$ 

The following chain requires only 8 multiplications:
 (0,1) <sup>×2+1</sup>→ (0,3) <sup>×2+1</sup>→ (0,7) <sup>+</sup>→ (7,7) <sup>×2</sup>→ (7,14) <sup>×2</sup>→ (7,28) <sup>+</sup>→ (7,35)

• We define:

$$(\alpha_{i+1}, \beta_{i+1}) = \begin{cases} (\beta_i - \alpha_i, \alpha_i) & \text{if } \beta_i < 2\alpha_i \\ (\alpha_i, \beta_i - \alpha_i) & \text{if } (\beta_i \in [2\alpha_i; 3\alpha_i] \text{ and } \beta_i \text{ is odd}) \text{ or } (\beta_i > 2\alpha_i \\ \text{and } \exists k \text{ s.t. } \alpha_i \pmod{2^k} = \beta_i \pmod{2^k} \neq 0 \\ (\alpha_i, (\beta_i - \gamma)/2) \text{ otherwise,} \end{cases}$$

![](_page_56_Picture_7.jpeg)

RSACONFERENCE2014

## **Double exponentiation**

#### Sliding window method

- Shorter addition chains can be obtained by using window methods
  - Require pre-computations, more memory
  - It is natural extension for a single exponentiation
  - For double exponentiation: need to find an appropriate encoding
- We define:

$$(\alpha_{i+1}, \beta_{i+1}) = \begin{cases} (\alpha_i, \beta_i/2) & \text{if } \alpha_i \leq \beta_i/2 \text{ and } \beta_i \text{ is even,} \\ (\alpha_i, (\beta_i - r_i)/2^{k_i}) & \text{if } \alpha_i \leq \beta_i/2, \, \beta_i \text{ is odd,} \\ (\beta_i - \alpha_i, \alpha_i) & \text{if } \alpha_i > \beta_i/2, \end{cases}$$

For example:, the following chain saves one multiplication

$$(0,1) \xrightarrow{\times 2 + 1} (0,3) \xrightarrow{\times 2} (0,6) \xrightarrow{+} (6,6) \xrightarrow{\times 2 \times 2 + 3} (6,27)$$

![](_page_57_Picture_10.jpeg)

**RSA**CO

## Right-to-Left Sliding-window Double exponentiation

- In principle, it works as two parallel executions of Yao's algorithm
  - Don't require pre-computation of the chain encoding, values: m<sup>3</sup>, m<sup>5</sup>, ...
- For example, compute (29, 50)

$$\begin{array}{c} (a,b) \\ M \\ (A_1,A_3) \\ (B_1,B_3) \end{array} : \begin{pmatrix} (29,50) \\ m \\ (1,1) \\ (1,1) \end{pmatrix} \to \begin{pmatrix} (28,50) \\ m^2 \\ (m,1) \\ (1,1) \end{pmatrix} \to \begin{pmatrix} (28,48) \\ m^4 \\ (m,1) \\ (m^2,1) \end{pmatrix} \\ \to \begin{pmatrix} (16,48) \\ m^8 \\ (m,m^4) \\ (m^2,1) \end{pmatrix} \to \begin{pmatrix} (16,48) \\ m^{16} \\ (m,m^4) \\ (m^2,1) \end{pmatrix} \to \begin{pmatrix} (0,0) \\ m^{32} \\ (m^{17},m^4) \\ (m^2,m^{16}) \end{pmatrix}$$

Then, one compute:

 $m^{29} = m^{17} (m^4)^3$ ; and  $m^{50} = m^2 (m^{16})^3$ 

Algorithm 3. Sliding-Window Double Exponentiation Input: m, a, bOutput:  $(m^a, m^b)$ 1.  $M \leftarrow m$ 2. for  $d \in \{1, 3, \dots, 2^w - 1\}$  do  $A_d \leftarrow 1$ ;  $B_d \leftarrow 1$ 4. end for 5. for i = 0 to  $\ell - 1$  do if  $(a_i = 1)$  then 6.  $d \leftarrow (a_{i+w-1},\ldots,a_{i+1},a_i)_2$ 7. 8.  $A_d \leftarrow A_d \cdot M$ 9.  $a \leftarrow a - 2^i d$ endif 10. 11. if  $(b_i = 1)$  then  $d \leftarrow (b_{i+w-1}, \ldots, b_{i+1}, b_i)_2$ 12. $B_d \leftarrow B_d \cdot M$ 13.  $b \leftarrow b - 2^i d$ 14. endif 15.16.  $M \leftarrow M^2$ 17. end for 18.  $A_1 \leftarrow \prod_d A_d^d$ 19.  $B_1 \leftarrow \prod_d B_d^d$ 20. return  $(A_1, B_1)$ 

RSACONFERENCE2014

![](_page_58_Picture_8.jpeg)

## **Double exponentiation**

Performance

- We make simulations for various exponent bit-length: 512, 1024, 2048, and for various window sizes
- For binary method, we improve 7%
- L2R window-based method improves 4%-8%, depending the window size
- Combined method improves 7%-9%
- R2L sliding window method improves up to 19%

![](_page_59_Picture_7.jpeg)

#### Conclusion

- We revisited double exponentiation algorithms for fault analysis resistant RSA
- We introduced new variants of Rivain's heuristics for double addition chains
  - improved up to 9%
- We introduced a generalization of Yao's right to left exponentiation to perform a double exponentiation
  - improved up to 19%
  - can be extended to compute monomials: m<sup>d1</sup>, m<sup>d2</sup>, ..., m<sup>dk</sup>

![](_page_60_Picture_7.jpeg)

#### RSACONFERENCE2014

FEBRUARY 24 - 28 | MOSCONE CENTER | SAN FRANCISCO

#### Thank you !

#### **Q & A**