hardware.h

Go to the documentation of this file.

/*
 *  arch/arm/mach-clps711x/include/mach/hardware.h
 *
 *  This file contains the hardware definitions of the Prospector P720T.
 *
 *  Copyright (C) 2000 Deep Blue Solutions Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */
#ifndef __MACH_HARDWARE_H
#define __MACH_HARDWARE_H

#include <mach/clps711x.h>

#define CLPS711X_VIRT_BASE  IOMEM(0xff000000)

#ifndef __ASSEMBLY__
#define clps_readb(off)     readb(CLPS711X_VIRT_BASE + (off))
#define clps_readw(off)     readw(CLPS711X_VIRT_BASE + (off))
#define clps_readl(off)     readl(CLPS711X_VIRT_BASE + (off))
#define clps_writeb(val,off)    writeb(val, CLPS711X_VIRT_BASE + (off))
#define clps_writew(val,off)    writew(val, CLPS711X_VIRT_BASE + (off))
#define clps_writel(val,off)    writel(val, CLPS711X_VIRT_BASE + (off))
#endif

/*
 * The physical addresses that the external chip select signals map to is
 * dependent on the setting of the nMEDCHG signal on EP7211 and EP7212
 * processors.  CONFIG_EP72XX_BOOT_ROM is only available if these
 * processors are in use.
 */
#ifndef CONFIG_EP72XX_ROM_BOOT
#define CS0_PHYS_BASE       (0x00000000)
#define CS1_PHYS_BASE       (0x10000000)
#define CS2_PHYS_BASE       (0x20000000)
#define CS3_PHYS_BASE       (0x30000000)
#define CS4_PHYS_BASE       (0x40000000)
#define CS5_PHYS_BASE       (0x50000000)
#define CS6_PHYS_BASE       (0x60000000)
#define CS7_PHYS_BASE       (0x70000000)
#else
#define CS0_PHYS_BASE       (0x70000000)
#define CS1_PHYS_BASE       (0x60000000)
#define CS2_PHYS_BASE       (0x50000000)
#define CS3_PHYS_BASE       (0x40000000)
#define CS4_PHYS_BASE       (0x30000000)
#define CS5_PHYS_BASE       (0x20000000)
#define CS6_PHYS_BASE       (0x10000000)
#define CS7_PHYS_BASE       (0x00000000)
#endif

#define SYSPLD_VIRT_BASE    0xfe000000
#define SYSPLD_BASE     SYSPLD_VIRT_BASE

#if defined (CONFIG_ARCH_CDB89712)

#define ETHER_START      0x20000000
#define ETHER_SIZE       0x1000
#define ETHER_BASE       0xfe000000

#endif


#if defined (CONFIG_ARCH_EDB7211)

/*
 * The extra 8 lines of the keyboard matrix are wired to chip select 3 (nCS3) 
 * and repeat across it. This is the mapping for it.
 *
 * In jumpered boot mode, nCS3 is mapped to 0x4000000, not 0x3000000. This 
 * was cause for much consternation and headscratching. This should probably
 * be made a compile/run time kernel option.
 */
#define EP7211_PHYS_EXTKBD      CS3_PHYS_BASE   /* physical */

#define EP7211_VIRT_EXTKBD      (0xfd000000)    /* virtual */


/*
 * The CS8900A ethernet chip has its I/O registers wired to chip select 2 
 * (nCS2). This is the mapping for it.
 *
 * In jumpered boot mode, nCS2 is mapped to 0x5000000, not 0x2000000. This 
 * was cause for much consternation and headscratching. This should probably
 * be made a compile/run time kernel option.
 */
#define EP7211_PHYS_CS8900A     CS2_PHYS_BASE   /* physical */

#define EP7211_VIRT_CS8900A     (0xfc000000)    /* virtual */


/*
 * The two flash banks are wired to chip selects 0 and 1. This is the mapping
 * for them.
 *
 * nCS0 and nCS1 are at 0x70000000 and 0x60000000, respectively, when running
 * in jumpered boot mode.
 */
#define EP7211_PHYS_FLASH1      CS0_PHYS_BASE   /* physical */
#define EP7211_PHYS_FLASH2      CS1_PHYS_BASE   /* physical */

#define EP7211_VIRT_FLASH1      (0xfa000000)    /* virtual */
#define EP7211_VIRT_FLASH2      (0xfb000000)    /* virtual */

#endif /* CONFIG_ARCH_EDB7211 */

/*
 * Relevant bits in port D, which controls power to the various parts of
 * the LCD on the EDB7211.
 */
#define EDB_PD1_LCD_DC_DC_EN    (1<<1)
#define EDB_PD2_LCDEN       (1<<2)
#define EDB_PD3_LCDBL       (1<<3)

#endif