Go to the documentation of this file.
9 #ifndef __ASM_ARCH_PM_H
10 #define __ASM_ARCH_PM_H
12 #include <asm/errno.h>
13 #include <mach/irqs.h>
15 #define CLOCK_GATING_CONTROL (DOVE_PMU_VIRT_BASE + 0x38)
16 #define CLOCK_GATING_BIT_USB0 0
17 #define CLOCK_GATING_BIT_USB1 1
18 #define CLOCK_GATING_BIT_GBE 2
19 #define CLOCK_GATING_BIT_SATA 3
20 #define CLOCK_GATING_BIT_PCIE0 4
21 #define CLOCK_GATING_BIT_PCIE1 5
22 #define CLOCK_GATING_BIT_SDIO0 8
23 #define CLOCK_GATING_BIT_SDIO1 9
24 #define CLOCK_GATING_BIT_NAND 10
25 #define CLOCK_GATING_BIT_CAMERA 11
26 #define CLOCK_GATING_BIT_I2S0 12
27 #define CLOCK_GATING_BIT_I2S1 13
28 #define CLOCK_GATING_BIT_CRYPTO 15
29 #define CLOCK_GATING_BIT_AC97 21
30 #define CLOCK_GATING_BIT_PDMA 22
31 #define CLOCK_GATING_BIT_XOR0 23
32 #define CLOCK_GATING_BIT_XOR1 24
33 #define CLOCK_GATING_BIT_GIGA_PHY 30
34 #define CLOCK_GATING_USB0_MASK (1 << CLOCK_GATING_BIT_USB0)
35 #define CLOCK_GATING_USB1_MASK (1 << CLOCK_GATING_BIT_USB1)
36 #define CLOCK_GATING_GBE_MASK (1 << CLOCK_GATING_BIT_GBE)
37 #define CLOCK_GATING_SATA_MASK (1 << CLOCK_GATING_BIT_SATA)
38 #define CLOCK_GATING_PCIE0_MASK (1 << CLOCK_GATING_BIT_PCIE0)
39 #define CLOCK_GATING_PCIE1_MASK (1 << CLOCK_GATING_BIT_PCIE1)
40 #define CLOCK_GATING_SDIO0_MASK (1 << CLOCK_GATING_BIT_SDIO0)
41 #define CLOCK_GATING_SDIO1_MASK (1 << CLOCK_GATING_BIT_SDIO1)
42 #define CLOCK_GATING_NAND_MASK (1 << CLOCK_GATING_BIT_NAND)
43 #define CLOCK_GATING_CAMERA_MASK (1 << CLOCK_GATING_BIT_CAMERA)
44 #define CLOCK_GATING_I2S0_MASK (1 << CLOCK_GATING_BIT_I2S0)
45 #define CLOCK_GATING_I2S1_MASK (1 << CLOCK_GATING_BIT_I2S1)
46 #define CLOCK_GATING_CRYPTO_MASK (1 << CLOCK_GATING_BIT_CRYPTO)
47 #define CLOCK_GATING_AC97_MASK (1 << CLOCK_GATING_BIT_AC97)
48 #define CLOCK_GATING_PDMA_MASK (1 << CLOCK_GATING_BIT_PDMA)
49 #define CLOCK_GATING_XOR0_MASK (1 << CLOCK_GATING_BIT_XOR0)
50 #define CLOCK_GATING_XOR1_MASK (1 << CLOCK_GATING_BIT_XOR1)
51 #define CLOCK_GATING_GIGA_PHY_MASK (1 << CLOCK_GATING_BIT_GIGA_PHY)
53 #define PMU_INTERRUPT_CAUSE (DOVE_PMU_VIRT_BASE + 0x50)
54 #define PMU_INTERRUPT_MASK (DOVE_PMU_VIRT_BASE + 0x54)
56 static inline int pmu_to_irq(
int pin)
64 static inline int irq_to_pmu(
int irq)