Go to the documentation of this file.
10 #ifndef __ASM_CPU_SH2A_CACHE_H
11 #define __ASM_CPU_SH2A_CACHE_H
13 #define L1_CACHE_SHIFT 4
15 #define SH_CACHE_VALID 1
16 #define SH_CACHE_UPDATED 2
17 #define SH_CACHE_COMBINED 4
18 #define SH_CACHE_ASSOC 8
20 #define CCR 0xfffc1000
21 #define CCR2 0xfffc1004
27 #define CCR_CACHE_CB 0x0000
28 #define CCR_CACHE_OCE 0x0001
29 #define CCR_CACHE_WT 0x0002
30 #define CCR_CACHE_OCI 0x0008
31 #define CCR_CACHE_ICE 0x0100
32 #define CCR_CACHE_ICI 0x0800
34 #define CACHE_IC_ADDRESS_ARRAY 0xf0000000
35 #define CACHE_OC_ADDRESS_ARRAY 0xf0800000
37 #define CCR_CACHE_ENABLE (CCR_CACHE_OCE | CCR_CACHE_ICE)
38 #define CCR_CACHE_INVALIDATE (CCR_CACHE_OCI | CCR_CACHE_ICI)
39 #define CCR_ICACHE_INVALIDATE CCR_CACHE_ICI
40 #define CCR_OCACHE_INVALIDATE CCR_CACHE_OCI
41 #define CACHE_PHYSADDR_MASK 0x1ffffc00