Go to the documentation of this file.
11 #ifndef _XTENSA_CACHE_H
12 #define _XTENSA_CACHE_H
14 #include <variant/core.h>
16 #define L1_CACHE_SHIFT XCHAL_DCACHE_LINEWIDTH
17 #define L1_CACHE_BYTES XCHAL_DCACHE_LINESIZE
18 #define SMP_CACHE_BYTES L1_CACHE_BYTES
20 #define DCACHE_WAY_SIZE (XCHAL_DCACHE_SIZE/XCHAL_DCACHE_WAYS)
21 #define ICACHE_WAY_SIZE (XCHAL_ICACHE_SIZE/XCHAL_ICACHE_WAYS)
22 #define DCACHE_WAY_SHIFT (XCHAL_DCACHE_SETWIDTH + XCHAL_DCACHE_LINEWIDTH)
23 #define ICACHE_WAY_SHIFT (XCHAL_ICACHE_SETWIDTH + XCHAL_ICACHE_LINEWIDTH)
26 #if DCACHE_WAY_SIZE >= ICACHE_WAY_SIZE
27 # define CACHE_WAY_SIZE DCACHE_WAY_SIZE
29 # define CACHE_WAY_SIZE ICACHE_WAY_SIZE
32 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES