Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
at91_pmc.h
Go to the documentation of this file.
1 /*
2  * arch/arm/mach-at91/include/mach/at91_pmc.h
3  *
4  * Copyright (C) 2005 Ivan Kokshaysky
5  * Copyright (C) SAN People
6  *
7  * Power Management Controller (PMC) - System peripherals registers.
8  * Based on AT91RM9200 datasheet revision E.
9  *
10  * This program is free software; you can redistribute it and/or modify
11  * it under the terms of the GNU General Public License as published by
12  * the Free Software Foundation; either version 2 of the License, or
13  * (at your option) any later version.
14  */
15 
16 #ifndef AT91_PMC_H
17 #define AT91_PMC_H
18 
19 #ifndef __ASSEMBLY__
20 extern void __iomem *at91_pmc_base;
21 
22 #define at91_pmc_read(field) \
23  __raw_readl(at91_pmc_base + field)
24 
25 #define at91_pmc_write(field, value) \
26  __raw_writel(value, at91_pmc_base + field)
27 #else
28 .extern at91_pmc_base
29 #endif
30 
31 #define AT91_PMC_SCER 0x00 /* System Clock Enable Register */
32 #define AT91_PMC_SCDR 0x04 /* System Clock Disable Register */
33 
34 #define AT91_PMC_SCSR 0x08 /* System Clock Status Register */
35 #define AT91_PMC_PCK (1 << 0) /* Processor Clock */
36 #define AT91RM9200_PMC_UDP (1 << 1) /* USB Devcice Port Clock [AT91RM9200 only] */
37 #define AT91RM9200_PMC_MCKUDP (1 << 2) /* USB Device Port Master Clock Automatic Disable on Suspend [AT91RM9200 only] */
38 #define AT91RM9200_PMC_UHP (1 << 4) /* USB Host Port Clock [AT91RM9200 only] */
39 #define AT91SAM926x_PMC_UHP (1 << 6) /* USB Host Port Clock [AT91SAM926x only] */
40 #define AT91SAM926x_PMC_UDP (1 << 7) /* USB Devcice Port Clock [AT91SAM926x only] */
41 #define AT91_PMC_PCK0 (1 << 8) /* Programmable Clock 0 */
42 #define AT91_PMC_PCK1 (1 << 9) /* Programmable Clock 1 */
43 #define AT91_PMC_PCK2 (1 << 10) /* Programmable Clock 2 */
44 #define AT91_PMC_PCK3 (1 << 11) /* Programmable Clock 3 */
45 #define AT91_PMC_PCK4 (1 << 12) /* Programmable Clock 4 [AT572D940HF only] */
46 #define AT91_PMC_HCK0 (1 << 16) /* AHB Clock (USB host) [AT91SAM9261 only] */
47 #define AT91_PMC_HCK1 (1 << 17) /* AHB Clock (LCD) [AT91SAM9261 only] */
48 
49 #define AT91_PMC_PCER 0x10 /* Peripheral Clock Enable Register */
50 #define AT91_PMC_PCDR 0x14 /* Peripheral Clock Disable Register */
51 #define AT91_PMC_PCSR 0x18 /* Peripheral Clock Status Register */
52 
53 #define AT91_CKGR_UCKR 0x1C /* UTMI Clock Register [some SAM9] */
54 #define AT91_PMC_UPLLEN (1 << 16) /* UTMI PLL Enable */
55 #define AT91_PMC_UPLLCOUNT (0xf << 20) /* UTMI PLL Start-up Time */
56 #define AT91_PMC_BIASEN (1 << 24) /* UTMI BIAS Enable */
57 #define AT91_PMC_BIASCOUNT (0xf << 28) /* UTMI BIAS Start-up Time */
58 
59 #define AT91_CKGR_MOR 0x20 /* Main Oscillator Register [not on SAM9RL] */
60 #define AT91_PMC_MOSCEN (1 << 0) /* Main Oscillator Enable */
61 #define AT91_PMC_OSCBYPASS (1 << 1) /* Oscillator Bypass */
62 #define AT91_PMC_MOSCRCEN (1 << 3) /* Main On-Chip RC Oscillator Enable [some SAM9] */
63 #define AT91_PMC_OSCOUNT (0xff << 8) /* Main Oscillator Start-up Time */
64 #define AT91_PMC_KEY (0x37 << 16) /* MOR Writing Key */
65 #define AT91_PMC_MOSCSEL (1 << 24) /* Main Oscillator Selection [some SAM9] */
66 #define AT91_PMC_CFDEN (1 << 25) /* Clock Failure Detector Enable [some SAM9] */
67 
68 #define AT91_CKGR_MCFR 0x24 /* Main Clock Frequency Register */
69 #define AT91_PMC_MAINF (0xffff << 0) /* Main Clock Frequency */
70 #define AT91_PMC_MAINRDY (1 << 16) /* Main Clock Ready */
71 
72 #define AT91_CKGR_PLLAR 0x28 /* PLL A Register */
73 #define AT91_CKGR_PLLBR 0x2c /* PLL B Register */
74 #define AT91_PMC_DIV (0xff << 0) /* Divider */
75 #define AT91_PMC_PLLCOUNT (0x3f << 8) /* PLL Counter */
76 #define AT91_PMC_OUT (3 << 14) /* PLL Clock Frequency Range */
77 #define AT91_PMC_MUL (0x7ff << 16) /* PLL Multiplier */
78 #define AT91_PMC_USBDIV (3 << 28) /* USB Divisor (PLLB only) */
79 #define AT91_PMC_USBDIV_1 (0 << 28)
80 #define AT91_PMC_USBDIV_2 (1 << 28)
81 #define AT91_PMC_USBDIV_4 (2 << 28)
82 #define AT91_PMC_USB96M (1 << 28) /* Divider by 2 Enable (PLLB only) */
83 
84 #define AT91_PMC_MCKR 0x30 /* Master Clock Register */
85 #define AT91_PMC_CSS (3 << 0) /* Master Clock Selection */
86 #define AT91_PMC_CSS_SLOW (0 << 0)
87 #define AT91_PMC_CSS_MAIN (1 << 0)
88 #define AT91_PMC_CSS_PLLA (2 << 0)
89 #define AT91_PMC_CSS_PLLB (3 << 0)
90 #define AT91_PMC_CSS_UPLL (3 << 0) /* [some SAM9 only] */
91 #define PMC_PRES_OFFSET 2
92 #define AT91_PMC_PRES (7 << PMC_PRES_OFFSET) /* Master Clock Prescaler */
93 #define AT91_PMC_PRES_1 (0 << PMC_PRES_OFFSET)
94 #define AT91_PMC_PRES_2 (1 << PMC_PRES_OFFSET)
95 #define AT91_PMC_PRES_4 (2 << PMC_PRES_OFFSET)
96 #define AT91_PMC_PRES_8 (3 << PMC_PRES_OFFSET)
97 #define AT91_PMC_PRES_16 (4 << PMC_PRES_OFFSET)
98 #define AT91_PMC_PRES_32 (5 << PMC_PRES_OFFSET)
99 #define AT91_PMC_PRES_64 (6 << PMC_PRES_OFFSET)
100 #define PMC_ALT_PRES_OFFSET 4
101 #define AT91_PMC_ALT_PRES (7 << PMC_ALT_PRES_OFFSET) /* Master Clock Prescaler [alternate location] */
102 #define AT91_PMC_ALT_PRES_1 (0 << PMC_ALT_PRES_OFFSET)
103 #define AT91_PMC_ALT_PRES_2 (1 << PMC_ALT_PRES_OFFSET)
104 #define AT91_PMC_ALT_PRES_4 (2 << PMC_ALT_PRES_OFFSET)
105 #define AT91_PMC_ALT_PRES_8 (3 << PMC_ALT_PRES_OFFSET)
106 #define AT91_PMC_ALT_PRES_16 (4 << PMC_ALT_PRES_OFFSET)
107 #define AT91_PMC_ALT_PRES_32 (5 << PMC_ALT_PRES_OFFSET)
108 #define AT91_PMC_ALT_PRES_64 (6 << PMC_ALT_PRES_OFFSET)
109 #define AT91_PMC_MDIV (3 << 8) /* Master Clock Division */
110 #define AT91RM9200_PMC_MDIV_1 (0 << 8) /* [AT91RM9200 only] */
111 #define AT91RM9200_PMC_MDIV_2 (1 << 8)
112 #define AT91RM9200_PMC_MDIV_3 (2 << 8)
113 #define AT91RM9200_PMC_MDIV_4 (3 << 8)
114 #define AT91SAM9_PMC_MDIV_1 (0 << 8) /* [SAM9 only] */
115 #define AT91SAM9_PMC_MDIV_2 (1 << 8)
116 #define AT91SAM9_PMC_MDIV_4 (2 << 8)
117 #define AT91SAM9_PMC_MDIV_6 (3 << 8) /* [some SAM9 only] */
118 #define AT91SAM9_PMC_MDIV_3 (3 << 8) /* [some SAM9 only] */
119 #define AT91_PMC_PDIV (1 << 12) /* Processor Clock Division [some SAM9 only] */
120 #define AT91_PMC_PDIV_1 (0 << 12)
121 #define AT91_PMC_PDIV_2 (1 << 12)
122 #define AT91_PMC_PLLADIV2 (1 << 12) /* PLLA divisor by 2 [some SAM9 only] */
123 #define AT91_PMC_PLLADIV2_OFF (0 << 12)
124 #define AT91_PMC_PLLADIV2_ON (1 << 12)
125 
126 #define AT91_PMC_USB 0x38 /* USB Clock Register [some SAM9 only] */
127 #define AT91_PMC_USBS (0x1 << 0) /* USB OHCI Input clock selection */
128 #define AT91_PMC_USBS_PLLA (0 << 0)
129 #define AT91_PMC_USBS_UPLL (1 << 0)
130 #define AT91_PMC_OHCIUSBDIV (0xF << 8) /* Divider for USB OHCI Clock */
131 
132 #define AT91_PMC_SMD 0x3c /* Soft Modem Clock Register [some SAM9 only] */
133 #define AT91_PMC_SMDS (0x1 << 0) /* SMD input clock selection */
134 #define AT91_PMC_SMD_DIV (0x1f << 8) /* SMD input clock divider */
135 #define AT91_PMC_SMDDIV(n) (((n) << 8) & AT91_PMC_SMD_DIV)
136 
137 #define AT91_PMC_PCKR(n) (0x40 + ((n) * 4)) /* Programmable Clock 0-N Registers */
138 #define AT91_PMC_ALT_PCKR_CSS (0x7 << 0) /* Programmable Clock Source Selection [alternate length] */
139 #define AT91_PMC_CSS_MASTER (4 << 0) /* [some SAM9 only] */
140 #define AT91_PMC_CSSMCK (0x1 << 8) /* CSS or Master Clock Selection */
141 #define AT91_PMC_CSSMCK_CSS (0 << 8)
142 #define AT91_PMC_CSSMCK_MCK (1 << 8)
143 
144 #define AT91_PMC_IER 0x60 /* Interrupt Enable Register */
145 #define AT91_PMC_IDR 0x64 /* Interrupt Disable Register */
146 #define AT91_PMC_SR 0x68 /* Status Register */
147 #define AT91_PMC_MOSCS (1 << 0) /* MOSCS Flag */
148 #define AT91_PMC_LOCKA (1 << 1) /* PLLA Lock */
149 #define AT91_PMC_LOCKB (1 << 2) /* PLLB Lock */
150 #define AT91_PMC_MCKRDY (1 << 3) /* Master Clock */
151 #define AT91_PMC_LOCKU (1 << 6) /* UPLL Lock [some SAM9] */
152 #define AT91_PMC_PCK0RDY (1 << 8) /* Programmable Clock 0 */
153 #define AT91_PMC_PCK1RDY (1 << 9) /* Programmable Clock 1 */
154 #define AT91_PMC_PCK2RDY (1 << 10) /* Programmable Clock 2 */
155 #define AT91_PMC_PCK3RDY (1 << 11) /* Programmable Clock 3 */
156 #define AT91_PMC_MOSCSELS (1 << 16) /* Main Oscillator Selection [some SAM9] */
157 #define AT91_PMC_MOSCRCS (1 << 17) /* Main On-Chip RC [some SAM9] */
158 #define AT91_PMC_CFDEV (1 << 18) /* Clock Failure Detector Event [some SAM9] */
159 #define AT91_PMC_IMR 0x6c /* Interrupt Mask Register */
160 
161 #define AT91_PMC_PROT 0xe4 /* Write Protect Mode Register [some SAM9] */
162 #define AT91_PMC_WPEN (0x1 << 0) /* Write Protect Enable */
163 #define AT91_PMC_WPKEY (0xffffff << 8) /* Write Protect Key */
164 #define AT91_PMC_PROTKEY (0x504d43 << 8) /* Activation Code */
165 
166 #define AT91_PMC_WPSR 0xe8 /* Write Protect Status Register [some SAM9] */
167 #define AT91_PMC_WPVS (0x1 << 0) /* Write Protect Violation Status */
168 #define AT91_PMC_WPVSRC (0xffff << 8) /* Write Protect Violation Source */
169 
170 #define AT91_PMC_PCR 0x10c /* Peripheral Control Register [some SAM9] */
171 #define AT91_PMC_PCR_PID (0x3f << 0) /* Peripheral ID */
172 #define AT91_PMC_PCR_CMD (0x1 << 12) /* Command */
173 #define AT91_PMC_PCR_DIV (0x3 << 16) /* Divisor Value */
174 #define AT91_PMC_PCRDIV(n) (((n) << 16) & AT91_PMC_PCR_DIV)
175 #define AT91_PMC_PCR_EN (0x1 << 28) /* Enable */
176 
177 #endif
Generated on Thu Jan 10 2013 12:56:53 for Linux Kernel by   doxygen 1.8.2