Go to the documentation of this file.
40 #define FST_NAME "fst"
41 #define FST_NDEV_NAME "sync"
42 #define FST_DEV_NAME "farsync"
53 #define FST_USER_VERSION "1.04"
58 #define FSTWRITE (SIOCDEVPRIVATE+10)
59 #define FSTCPURESET (SIOCDEVPRIVATE+11)
60 #define FSTCPURELEASE (SIOCDEVPRIVATE+12)
61 #define FSTGETCONF (SIOCDEVPRIVATE+13)
62 #define FSTSETCONF (SIOCDEVPRIVATE+14)
144 #define FSTVAL_NONE 0x00000000
149 #define FSTVAL_OMODEM 0x0000001F
153 #define FSTVAL_SPEED 0x00000020
155 #define FSTVAL_CABLE 0x00000040
156 #define FSTVAL_IMODEM 0x00000080
157 #define FSTVAL_CARD 0x00000100
160 #define FSTVAL_PROTO 0x00000200
161 #define FSTVAL_MODE 0x00000400
162 #define FSTVAL_PHASE 0x00000800
163 #define FSTVAL_TE1 0x00001000
164 #define FSTVAL_DEBUG 0x80000000
165 #define FSTVAL_ALL 0x00001FFF
168 #define FST_TYPE_NONE 0
169 #define FST_TYPE_T2P 1
170 #define FST_TYPE_T4P 2
171 #define FST_TYPE_T1U 3
172 #define FST_TYPE_T2U 4
173 #define FST_TYPE_T4U 5
174 #define FST_TYPE_TE1 6
177 #define FST_FAMILY_TXP 0
178 #define FST_FAMILY_TXU 1
184 #define FST_DOWNLOAD 2
185 #define FST_STARTING 3
186 #define FST_RUNNING 4
187 #define FST_BADVERSION 5
189 #define FST_IFAILED 7
203 #define FST_GEN_HDLC 5
210 #define IPSTS_CTS 0x00000001
211 #define IPSTS_INDICATE IPSTS_CTS
212 #define IPSTS_DSR 0x00000002
213 #define IPSTS_DCD 0x00000004
214 #define IPSTS_RI 0x00000008
215 #define IPSTS_TMI 0x00000010
218 #define OPSTS_RTS 0x00000001
219 #define OPSTS_CONTROL OPSTS_RTS
220 #define OPSTS_DTR 0x00000002
221 #define OPSTS_DSRS 0x00000004
223 #define OPSTS_SS 0x00000008
224 #define OPSTS_LL 0x00000010
227 #define CARD_MODE_IDENTIFY 0x0001
236 #define CLOCKING_SLAVE 0
237 #define CLOCKING_MASTER 1
249 #define STRUCTURE_UNFRAMED 0
250 #define STRUCTURE_E1_DOUBLE 1
251 #define STRUCTURE_E1_CRC4 2
252 #define STRUCTURE_E1_CRC4M 3
253 #define STRUCTURE_T1_4 4
254 #define STRUCTURE_T1_12 5
255 #define STRUCTURE_T1_24 6
256 #define STRUCTURE_T1_72 7
261 #define INTERFACE_RJ48C 0
262 #define INTERFACE_BNC 1
268 #define CODING_HDB3 0
271 #define CODING_CMI_HDB3 3
272 #define CODING_CMI_B8ZS 4
274 #define CODING_AMI_ZCS 6
275 #define CODING_B8ZS 7
288 #define RANGE_0_133_FT 0
289 #define RANGE_0_40_M RANGE_0_133_FT
290 #define RANGE_133_266_FT 1
291 #define RANGE_40_81_M RANGE_133_266_FT
292 #define RANGE_266_399_FT 2
293 #define RANGE_81_122_M RANGE_266_399_FT
294 #define RANGE_399_533_FT 3
295 #define RANGE_122_162_M RANGE_399_533_FT
296 #define RANGE_533_655_FT 4
297 #define RANGE_162_200_M RANGE_533_655_FT
301 #define EQUALIZER_SHORT 0
302 #define EQUALIZER_LONG 1
309 #define LOOP_PAYLOAD_EXC_TS0 2
310 #define LOOP_PAYLOAD_INC_TS0 3
311 #define LOOP_REMOTE 4
316 #define BUFFER_2_FRAME 0
317 #define BUFFER_1_FRAME 1
318 #define BUFFER_96_BIT 2
319 #define BUFFER_NONE 3
329 #define FST_DEBUG 0x0000
332 extern int fst_debug_mask;
337 #define DBG_INIT 0x0002
338 #define DBG_OPEN 0x0004
339 #define DBG_PCI 0x0008
340 #define DBG_IOCTL 0x0010
341 #define DBG_INTR 0x0020
342 #define DBG_TX 0x0040
343 #define DBG_RX 0x0080
344 #define DBG_CMD 0x0100
346 #define DBG_ASS 0xFFFF