Go to the documentation of this file.
11 #ifndef _ASM_SGI_SN0_HUBNI_H
12 #define _ASM_SGI_SN0_HUBNI_H
15 #include <linux/types.h>
24 #define NI_BASE 0x600000
25 #define NI_BASE_TABLES 0x630000
27 #define NI_STATUS_REV_ID 0x600000
28 #define NI_PORT_RESET 0x600008
29 #define NI_PROTECTION 0x600010
30 #define NI_GLOBAL_PARMS 0x600018
31 #define NI_SCRATCH_REG0 0x600100
32 #define NI_SCRATCH_REG1 0x600108
33 #define NI_DIAG_PARMS 0x600110
35 #define NI_VECTOR_PARMS 0x600200
36 #define NI_VECTOR 0x600208
37 #define NI_VECTOR_DATA 0x600210
38 #define NI_VECTOR_STATUS 0x600300
39 #define NI_RETURN_VECTOR 0x600308
40 #define NI_VECTOR_READ_DATA 0x600310
41 #define NI_VECTOR_CLEAR 0x600380
43 #define NI_IO_PROTECT 0x600400
44 #define NI_IO_PROT_OVRRD 0x600408
46 #define NI_AGE_CPU0_MEMORY 0x600500
47 #define NI_AGE_CPU0_PIO 0x600508
48 #define NI_AGE_CPU1_MEMORY 0x600510
49 #define NI_AGE_CPU1_PIO 0x600518
50 #define NI_AGE_GBR_MEMORY 0x600520
51 #define NI_AGE_GBR_PIO 0x600528
52 #define NI_AGE_IO_MEMORY 0x600530
53 #define NI_AGE_IO_PIO 0x600538
54 #define NI_AGE_REG_MIN NI_AGE_CPU0_MEMORY
55 #define NI_AGE_REG_MAX NI_AGE_IO_PIO
57 #define NI_PORT_PARMS 0x608000
58 #define NI_PORT_ERROR 0x608008
59 #define NI_PORT_ERROR_CLEAR 0x608088
61 #define NI_META_TABLE0 0x638000
62 #define NI_META_TABLE(_x) (NI_META_TABLE0 + (8 * (_x)))
63 #define NI_META_ENTRIES 32
65 #define NI_LOCAL_TABLE0 0x638100
66 #define NI_LOCAL_TABLE(_x) (NI_LOCAL_TABLE0 + (8 * (_x)))
67 #define NI_LOCAL_ENTRIES 16
74 #define NSRI_8BITMODE_SHFT 30
75 #define NSRI_8BITMODE_MASK (UINT64_CAST 0x1 << 30)
76 #define NSRI_LINKUP_SHFT 29
77 #define NSRI_LINKUP_MASK (UINT64_CAST 0x1 << 29)
78 #define NSRI_DOWNREASON_SHFT 28
79 #define NSRI_DOWNREASON_MASK (UINT64_CAST 0x1 << 28)
80 #define NSRI_MORENODES_SHFT 18
81 #define NSRI_MORENODES_MASK (UINT64_CAST 1 << 18)
84 #define NSRI_REGIONSIZE_SHFT 17
85 #define NSRI_REGIONSIZE_MASK (UINT64_CAST 1 << 17)
86 #define REGIONSIZE_FINE 1
87 #define REGIONSIZE_COARSE 0
88 #define NSRI_NODEID_SHFT 8
89 #define NSRI_NODEID_MASK (UINT64_CAST 0x1ff << 8)
90 #define NSRI_REV_SHFT 4
91 #define NSRI_REV_MASK (UINT64_CAST 0xf << 4)
92 #define NSRI_CHIPID_SHFT 0
93 #define NSRI_CHIPID_MASK (UINT64_CAST 0xf)
99 #define NASID_TO_FINEREG_SHFT 0
100 #define NASID_TO_COARSEREG_SHFT 3
104 #define NPR_PORTRESET (UINT64_CAST 1 << 7)
105 #define NPR_LINKRESET (UINT64_CAST 1 << 1)
106 #define NPR_LOCALRESET (UINT64_CAST 1)
110 #define NPROT_RESETOK (UINT64_CAST 1)
114 #define NGP_MAXRETRY_SHFT 48
115 #define NGP_MAXRETRY_MASK (UINT64_CAST 0x3ff << 48)
116 #define NGP_TAILTOWRAP_SHFT 32
117 #define NGP_TAILTOWRAP_MASK (UINT64_CAST 0xffff << 32)
119 #define NGP_CREDITTOVAL_SHFT 16
120 #define NGP_CREDITTOVAL_MASK (UINT64_CAST 0xf << 16)
121 #define NGP_TAILTOVAL_SHFT 4
122 #define NGP_TAILTOVAL_MASK (UINT64_CAST 0xf << 4)
126 #define NDP_PORTTORESET (UINT64_CAST 1 << 18)
127 #define NDP_LLP8BITMODE (UINT64_CAST 1 << 12)
128 #define NDP_PORTDISABLE (UINT64_CAST 1 << 6)
129 #define NDP_SENDERROR (UINT64_CAST 1)
136 #define NVP_PIOID_SHFT 40
137 #define NVP_PIOID_MASK (UINT64_CAST 0x3ff << 40)
138 #define NVP_WRITEID_SHFT 32
139 #define NVP_WRITEID_MASK (UINT64_CAST 0xff << 32)
140 #define NVP_ADDRESS_MASK (UINT64_CAST 0xffff8)
141 #define NVP_TYPE_SHFT 0
142 #define NVP_TYPE_MASK (UINT64_CAST 0x3)
146 #define NVS_VALID (UINT64_CAST 1 << 63)
147 #define NVS_OVERRUN (UINT64_CAST 1 << 62)
148 #define NVS_TARGET_SHFT 51
149 #define NVS_TARGET_MASK (UINT64_CAST 0x3ff << 51)
150 #define NVS_PIOID_SHFT 40
151 #define NVS_PIOID_MASK (UINT64_CAST 0x3ff << 40)
152 #define NVS_WRITEID_SHFT 32
153 #define NVS_WRITEID_MASK (UINT64_CAST 0xff << 32)
154 #define NVS_ADDRESS_MASK (UINT64_CAST 0xfffffff8)
155 #define NVS_TYPE_SHFT 0
156 #define NVS_TYPE_MASK (UINT64_CAST 0x7)
157 #define NVS_ERROR_MASK (UINT64_CAST 0x4)
160 #define PIOTYPE_READ 0
161 #define PIOTYPE_WRITE 1
162 #define PIOTYPE_UNDEFINED 2
163 #define PIOTYPE_EXCHANGE 3
164 #define PIOTYPE_ADDR_ERR 4
165 #define PIOTYPE_CMD_ERR 5
166 #define PIOTYPE_PROT_ERR 6
167 #define PIOTYPE_UNKNOWN 7
171 #define NAGE_VCH_SHFT 10
172 #define NAGE_VCH_MASK (UINT64_CAST 3 << 10)
173 #define NAGE_CC_SHFT 8
174 #define NAGE_CC_MASK (UINT64_CAST 3 << 8)
175 #define NAGE_AGE_SHFT 0
176 #define NAGE_AGE_MASK (UINT64_CAST 0xff)
177 #define NAGE_MASK (NAGE_VCH_MASK | NAGE_CC_MASK | NAGE_AGE_MASK)
181 #define VCHANNEL_ANY 2
185 #define NPP_NULLTO_SHFT 10
186 #define NPP_NULLTO_MASK (UINT64_CAST 0x3f << 16)
187 #define NPP_MAXBURST_SHFT 0
188 #define NPP_MAXBURST_MASK (UINT64_CAST 0x3ff)
189 #define NPP_RESET_DFLT_HUB20 ((UINT64_CAST 1 << NPP_NULLTO_SHFT) | \
190 (UINT64_CAST 0x3f0 << NPP_MAXBURST_SHFT))
191 #define NPP_RESET_DEFAULTS ((UINT64_CAST 6 << NPP_NULLTO_SHFT) | \
192 (UINT64_CAST 0x3f0 << NPP_MAXBURST_SHFT))
197 #define NPE_LINKRESET (UINT64_CAST 1 << 37)
198 #define NPE_INTERNALERROR (UINT64_CAST 1 << 36)
199 #define NPE_BADMESSAGE (UINT64_CAST 1 << 35)
200 #define NPE_BADDEST (UINT64_CAST 1 << 34)
201 #define NPE_FIFOOVERFLOW (UINT64_CAST 1 << 33)
202 #define NPE_CREDITTO_SHFT 28
203 #define NPE_CREDITTO_MASK (UINT64_CAST 0xf << 28)
204 #define NPE_TAILTO_SHFT 24
205 #define NPE_TAILTO_MASK (UINT64_CAST 0xf << 24)
206 #define NPE_RETRYCOUNT_SHFT 16
207 #define NPE_RETRYCOUNT_MASK (UINT64_CAST 0xff << 16)
208 #define NPE_CBERRCOUNT_SHFT 8
209 #define NPE_CBERRCOUNT_MASK (UINT64_CAST 0xff << 8)
210 #define NPE_SNERRCOUNT_SHFT 0
211 #define NPE_SNERRCOUNT_MASK (UINT64_CAST 0xff << 0)
212 #define NPE_MASK 0x3effffffff
214 #define NPE_COUNT_MAX 0xff
216 #define NPE_FATAL_ERRORS (NPE_LINKRESET | NPE_INTERNALERROR | \
217 NPE_BADMESSAGE | NPE_BADDEST | \
218 NPE_FIFOOVERFLOW | NPE_CREDITTO_MASK | \
223 #define NMT_EXIT_PORT_MASK (UINT64_CAST 0xf)
227 #define NLT_EXIT_PORT_MASK (UINT64_CAST 0xf)
249 #define NI_LLP_RETRY_MAX 0xff
250 #define NI_LLP_CB_MAX 0xff
251 #define NI_LLP_SN_MAX 0xff