Go to the documentation of this file.
21 #define DTK_ADDR_SPACE_XDATA 0x03
22 #define DTK_ADDR_SPACE_I2C_TYPE_II 0x82
23 #define DTK_ADDR_SPACE_I2C_TYPE_III 0x83
26 #define UMPMEM_BASE_UART1 0xFFA0
27 #define UMPMEM_BASE_UART2 0xFFB0
28 #define UMPMEM_OFFS_UART_LSR 0x05
31 #define UMP_UART_CHAR5BITS 0x00
32 #define UMP_UART_CHAR6BITS 0x01
33 #define UMP_UART_CHAR7BITS 0x02
34 #define UMP_UART_CHAR8BITS 0x03
37 #define UMP_UART_NOPARITY 0x00
38 #define UMP_UART_ODDPARITY 0x01
39 #define UMP_UART_EVENPARITY 0x02
40 #define UMP_UART_MARKPARITY 0x03
41 #define UMP_UART_SPACEPARITY 0x04
44 #define UMP_UART_STOPBIT1 0x00
45 #define UMP_UART_STOPBIT15 0x01
46 #define UMP_UART_STOPBIT2 0x02
49 #define UMP_UART_LSR_OV_MASK 0x01
50 #define UMP_UART_LSR_PE_MASK 0x02
51 #define UMP_UART_LSR_FE_MASK 0x04
52 #define UMP_UART_LSR_BR_MASK 0x08
53 #define UMP_UART_LSR_ER_MASK 0x0F
54 #define UMP_UART_LSR_RX_MASK 0x10
55 #define UMP_UART_LSR_TX_MASK 0x20
57 #define UMP_UART_LSR_DATA_MASK (LSR_PAR_ERR | LSR_FRM_ERR | LSR_BREAK)
60 #define UMP_MASK_UART_FLAGS_RTS_FLOW 0x0001
61 #define UMP_MASK_UART_FLAGS_RTS_DISABLE 0x0002
62 #define UMP_MASK_UART_FLAGS_PARITY 0x0008
63 #define UMP_MASK_UART_FLAGS_OUT_X_DSR_FLOW 0x0010
64 #define UMP_MASK_UART_FLAGS_OUT_X_CTS_FLOW 0x0020
65 #define UMP_MASK_UART_FLAGS_OUT_X 0x0040
66 #define UMP_MASK_UART_FLAGS_OUT_XA 0x0080
67 #define UMP_MASK_UART_FLAGS_IN_X 0x0100
68 #define UMP_MASK_UART_FLAGS_DTR_FLOW 0x0800
69 #define UMP_MASK_UART_FLAGS_DTR_DISABLE 0x1000
70 #define UMP_MASK_UART_FLAGS_RECEIVE_MS_INT 0x2000
71 #define UMP_MASK_UART_FLAGS_AUTO_START_ON_ERR 0x4000
73 #define UMP_DMA_MODE_CONTINOUS 0x01
74 #define UMP_PIPE_TRANS_TIMEOUT_ENA 0x80
75 #define UMP_PIPE_TRANSFER_MODE_MASK 0x03
76 #define UMP_PIPE_TRANS_TIMEOUT_MASK 0x7C
79 #define UMP_PORT_DIR_OUT 0x01
80 #define UMP_PORT_DIR_IN 0x02
83 #define UMPM_UART1_PORT 0x03
86 #define UMPC_SET_CONFIG 0x05
87 #define UMPC_OPEN_PORT 0x06
88 #define UMPC_CLOSE_PORT 0x07
89 #define UMPC_START_PORT 0x08
90 #define UMPC_STOP_PORT 0x09
91 #define UMPC_TEST_PORT 0x0A
92 #define UMPC_PURGE_PORT 0x0B
95 #define UMPC_COMPLETE_READ 0x80
97 #define UMPC_HARDWARE_RESET 0x81
102 #define UMPC_COPY_DNLD_TO_I2C 0x82
109 #define UMPC_WRITE_SFR 0x83
112 #define UMPC_READ_SFR 0x84
115 #define UMPC_SET_CLR_DTR 0x85
118 #define UMPC_SET_CLR_RTS 0x86
121 #define UMPC_SET_CLR_LOOPBACK 0x87
124 #define UMPC_SET_CLR_BREAK 0x88
127 #define UMPC_READ_MSR 0x89
131 #define UMPC_MEMORY_READ 0x92
132 #define UMPC_MEMORY_WRITE 0x93
137 #define UMPD_OEDB1_ADDRESS 0xFF08
138 #define UMPD_OEDB2_ADDRESS 0xFF10
181 #define TIUMP_GET_PORT_FROM_CODE(c) (((c) >> 4) - 3)
182 #define TIUMP_GET_FUNC_FROM_CODE(c) ((c) & 0x0f)
183 #define TIUMP_INTERRUPT_CODE_LSR 0x03
184 #define TIUMP_INTERRUPT_CODE_MSR 0x04