Go to the documentation of this file. 1 #ifndef __iop_dmc_in_defs_h
2 #define __iop_dmc_in_defs_h
18 #define REG_RD( scope, inst, reg ) \
19 REG_READ( reg_##scope##_##reg, \
20 (inst) + REG_RD_ADDR_##scope##_##reg )
24 #define REG_WR( scope, inst, reg, val ) \
25 REG_WRITE( reg_##scope##_##reg, \
26 (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
30 #define REG_RD_VECT( scope, inst, reg, index ) \
31 REG_READ( reg_##scope##_##reg, \
32 (inst) + REG_RD_ADDR_##scope##_##reg + \
33 (index) * STRIDE_##scope##_##reg )
37 #define REG_WR_VECT( scope, inst, reg, index, val ) \
38 REG_WRITE( reg_##scope##_##reg, \
39 (inst) + REG_WR_ADDR_##scope##_##reg + \
40 (index) * STRIDE_##scope##_##reg, (val) )
44 #define REG_RD_INT( scope, inst, reg ) \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
49 #define REG_WR_INT( scope, inst, reg, val ) \
50 REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
53 #ifndef REG_RD_INT_VECT
54 #define REG_RD_INT_VECT( scope, inst, reg, index ) \
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
56 (index) * STRIDE_##scope##_##reg )
59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
61 REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
62 (index) * STRIDE_##scope##_##reg, (val) )
66 #define REG_TYPE_CONV( type, orgtype, val ) \
67 ( { union { orgtype o; type n; } r; r.o = val; r.n; } )
71 #define reg_page_size 8192
75 #define REG_ADDR( scope, inst, reg ) \
76 ( (inst) + REG_RD_ADDR_##scope##_##reg )
80 #define REG_ADDR_VECT( scope, inst, reg, index ) \
81 ( (inst) + REG_RD_ADDR_##scope##_##reg + \
82 (index) * STRIDE_##scope##_##reg )
89 unsigned int sth_intr : 3;
90 unsigned int last_dis_dif : 1;
91 unsigned int dummy1 : 28;
93 #define REG_RD_ADDR_iop_dmc_in_rw_cfg 0
94 #define REG_WR_ADDR_iop_dmc_in_rw_cfg 0
98 unsigned int dif_en : 1;
99 unsigned int dif_dis : 1;
100 unsigned int stream_clr : 1;
101 unsigned int dummy1 : 29;
103 #define REG_RD_ADDR_iop_dmc_in_rw_ctrl 4
104 #define REG_WR_ADDR_iop_dmc_in_rw_ctrl 4
108 unsigned int dif_en : 1;
109 unsigned int dummy1 : 31;
111 #define REG_RD_ADDR_iop_dmc_in_r_stat 8
116 unsigned int dummy1 : 6;
118 unsigned int dummy2 : 8;
120 #define REG_RD_ADDR_iop_dmc_in_rw_stream_cmd 12
121 #define REG_WR_ADDR_iop_dmc_in_rw_stream_cmd 12
125 #define REG_RD_ADDR_iop_dmc_in_rw_stream_wr_data 16
126 #define REG_WR_ADDR_iop_dmc_in_rw_stream_wr_data 16
130 #define REG_RD_ADDR_iop_dmc_in_rw_stream_wr_data_last 20
131 #define REG_WR_ADDR_iop_dmc_in_rw_stream_wr_data_last 20
135 unsigned int eop : 1;
137 unsigned int keep_md : 1;
139 unsigned int dummy1 : 26;
141 #define REG_RD_ADDR_iop_dmc_in_rw_stream_ctrl 24
142 #define REG_WR_ADDR_iop_dmc_in_rw_stream_ctrl 24
146 unsigned int sth : 7;
147 unsigned int dummy1 : 9;
149 unsigned int last_pkt : 1;
150 unsigned int data_md_valid : 1;
151 unsigned int ctxt_md_valid : 1;
152 unsigned int group_md_valid : 1;
153 unsigned int stream_busy : 1;
154 unsigned int cmd_rdy : 1;
155 unsigned int dummy2 : 9;
157 #define REG_RD_ADDR_iop_dmc_in_r_stream_stat 28
163 unsigned int md : 16;
165 #define REG_RD_ADDR_iop_dmc_in_r_data_descr 32
171 unsigned int md0 : 16;
173 #define REG_RD_ADDR_iop_dmc_in_r_ctxt_descr 36
177 #define REG_RD_ADDR_iop_dmc_in_r_ctxt_descr_md1 40
181 #define REG_RD_ADDR_iop_dmc_in_r_ctxt_descr_md2 44
187 unsigned int md : 16;
189 #define REG_RD_ADDR_iop_dmc_in_r_group_descr 56
193 unsigned int dummy1 : 16;
194 unsigned int md : 16;
196 #define REG_RD_ADDR_iop_dmc_in_rw_data_descr 60
197 #define REG_WR_ADDR_iop_dmc_in_rw_data_descr 60
201 unsigned int dummy1 : 16;
202 unsigned int md0 : 16;
204 #define REG_RD_ADDR_iop_dmc_in_rw_ctxt_descr 64
205 #define REG_WR_ADDR_iop_dmc_in_rw_ctxt_descr 64
209 #define REG_RD_ADDR_iop_dmc_in_rw_ctxt_descr_md1 68
210 #define REG_WR_ADDR_iop_dmc_in_rw_ctxt_descr_md1 68
214 #define REG_RD_ADDR_iop_dmc_in_rw_ctxt_descr_md2 72
215 #define REG_WR_ADDR_iop_dmc_in_rw_ctxt_descr_md2 72
219 unsigned int dummy1 : 16;
220 unsigned int md : 16;
222 #define REG_RD_ADDR_iop_dmc_in_rw_group_descr 84
223 #define REG_WR_ADDR_iop_dmc_in_rw_group_descr 84
227 unsigned int data_md : 1;
228 unsigned int ctxt_md : 1;
229 unsigned int group_md : 1;
230 unsigned int cmd_rdy : 1;
231 unsigned int sth : 1;
233 unsigned int dummy1 : 26;
235 #define REG_RD_ADDR_iop_dmc_in_rw_intr_mask 88
236 #define REG_WR_ADDR_iop_dmc_in_rw_intr_mask 88
240 unsigned int data_md : 1;
241 unsigned int ctxt_md : 1;
242 unsigned int group_md : 1;
243 unsigned int cmd_rdy : 1;
244 unsigned int sth : 1;
246 unsigned int dummy1 : 26;
248 #define REG_RD_ADDR_iop_dmc_in_rw_ack_intr 92
249 #define REG_WR_ADDR_iop_dmc_in_rw_ack_intr 92
253 unsigned int data_md : 1;
254 unsigned int ctxt_md : 1;
255 unsigned int group_md : 1;
256 unsigned int cmd_rdy : 1;
257 unsigned int sth : 1;
259 unsigned int dummy1 : 26;
261 #define REG_RD_ADDR_iop_dmc_in_r_intr 96
265 unsigned int data_md : 1;
266 unsigned int ctxt_md : 1;
267 unsigned int group_md : 1;
268 unsigned int cmd_rdy : 1;
269 unsigned int sth : 1;
271 unsigned int dummy1 : 26;
273 #define REG_RD_ADDR_iop_dmc_in_r_masked_intr 100