Go to the documentation of this file. 1 #ifndef __iop_dmc_out_defs_h
2 #define __iop_dmc_out_defs_h
18 #define REG_RD( scope, inst, reg ) \
19 REG_READ( reg_##scope##_##reg, \
20 (inst) + REG_RD_ADDR_##scope##_##reg )
24 #define REG_WR( scope, inst, reg, val ) \
25 REG_WRITE( reg_##scope##_##reg, \
26 (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
30 #define REG_RD_VECT( scope, inst, reg, index ) \
31 REG_READ( reg_##scope##_##reg, \
32 (inst) + REG_RD_ADDR_##scope##_##reg + \
33 (index) * STRIDE_##scope##_##reg )
37 #define REG_WR_VECT( scope, inst, reg, index, val ) \
38 REG_WRITE( reg_##scope##_##reg, \
39 (inst) + REG_WR_ADDR_##scope##_##reg + \
40 (index) * STRIDE_##scope##_##reg, (val) )
44 #define REG_RD_INT( scope, inst, reg ) \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
49 #define REG_WR_INT( scope, inst, reg, val ) \
50 REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
53 #ifndef REG_RD_INT_VECT
54 #define REG_RD_INT_VECT( scope, inst, reg, index ) \
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
56 (index) * STRIDE_##scope##_##reg )
59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
61 REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
62 (index) * STRIDE_##scope##_##reg, (val) )
66 #define REG_TYPE_CONV( type, orgtype, val ) \
67 ( { union { orgtype o; type n; } r; r.o = val; r.n; } )
71 #define reg_page_size 8192
75 #define REG_ADDR( scope, inst, reg ) \
76 ( (inst) + REG_RD_ADDR_##scope##_##reg )
80 #define REG_ADDR_VECT( scope, inst, reg, index ) \
81 ( (inst) + REG_RD_ADDR_##scope##_##reg + \
82 (index) * STRIDE_##scope##_##reg )
89 unsigned int trf_lim : 16;
90 unsigned int last_at_trf_lim : 1;
91 unsigned int dth_intr : 3;
92 unsigned int dummy1 : 12;
94 #define REG_RD_ADDR_iop_dmc_out_rw_cfg 0
95 #define REG_WR_ADDR_iop_dmc_out_rw_cfg 0
99 unsigned int dif_en : 1;
100 unsigned int dif_dis : 1;
101 unsigned int dummy1 : 30;
103 #define REG_RD_ADDR_iop_dmc_out_rw_ctrl 4
104 #define REG_WR_ADDR_iop_dmc_out_rw_ctrl 4
108 unsigned int dif_en : 1;
109 unsigned int dummy1 : 31;
111 #define REG_RD_ADDR_iop_dmc_out_r_stat 8
116 unsigned int dummy1 : 6;
118 unsigned int dummy2 : 8;
120 #define REG_RD_ADDR_iop_dmc_out_rw_stream_cmd 12
121 #define REG_WR_ADDR_iop_dmc_out_rw_stream_cmd 12
125 #define REG_RD_ADDR_iop_dmc_out_rs_stream_data 16
129 #define REG_RD_ADDR_iop_dmc_out_r_stream_data 20
133 unsigned int dth : 7;
134 unsigned int dummy1 : 9;
136 unsigned int all_avail : 1;
139 unsigned int data_md_valid : 1;
140 unsigned int ctxt_md_valid : 1;
141 unsigned int group_md_valid : 1;
142 unsigned int stream_busy : 1;
143 unsigned int cmd_rdy : 1;
144 unsigned int cmd_rq : 1;
145 unsigned int dummy2 : 4;
147 #define REG_RD_ADDR_iop_dmc_out_r_stream_stat 24
153 unsigned int md : 16;
155 #define REG_RD_ADDR_iop_dmc_out_r_data_descr 28
161 unsigned int md0 : 16;
163 #define REG_RD_ADDR_iop_dmc_out_r_ctxt_descr 32
167 #define REG_RD_ADDR_iop_dmc_out_r_ctxt_descr_md1 36
171 #define REG_RD_ADDR_iop_dmc_out_r_ctxt_descr_md2 40
177 unsigned int md : 16;
179 #define REG_RD_ADDR_iop_dmc_out_r_group_descr 52
183 unsigned int dummy1 : 16;
184 unsigned int md : 16;
186 #define REG_RD_ADDR_iop_dmc_out_rw_data_descr 56
187 #define REG_WR_ADDR_iop_dmc_out_rw_data_descr 56
191 unsigned int dummy1 : 16;
192 unsigned int md0 : 16;
194 #define REG_RD_ADDR_iop_dmc_out_rw_ctxt_descr 60
195 #define REG_WR_ADDR_iop_dmc_out_rw_ctxt_descr 60
199 #define REG_RD_ADDR_iop_dmc_out_rw_ctxt_descr_md1 64
200 #define REG_WR_ADDR_iop_dmc_out_rw_ctxt_descr_md1 64
204 #define REG_RD_ADDR_iop_dmc_out_rw_ctxt_descr_md2 68
205 #define REG_WR_ADDR_iop_dmc_out_rw_ctxt_descr_md2 68
209 unsigned int dummy1 : 16;
210 unsigned int md : 16;
212 #define REG_RD_ADDR_iop_dmc_out_rw_group_descr 80
213 #define REG_WR_ADDR_iop_dmc_out_rw_group_descr 80
217 unsigned int data_md : 1;
218 unsigned int ctxt_md : 1;
219 unsigned int group_md : 1;
220 unsigned int cmd_rdy : 1;
221 unsigned int dth : 1;
223 unsigned int last_data : 1;
224 unsigned int trf_lim : 1;
225 unsigned int cmd_rq : 1;
226 unsigned int dummy1 : 23;
228 #define REG_RD_ADDR_iop_dmc_out_rw_intr_mask 84
229 #define REG_WR_ADDR_iop_dmc_out_rw_intr_mask 84
233 unsigned int data_md : 1;
234 unsigned int ctxt_md : 1;
235 unsigned int group_md : 1;
236 unsigned int cmd_rdy : 1;
237 unsigned int dth : 1;
239 unsigned int last_data : 1;
240 unsigned int trf_lim : 1;
241 unsigned int cmd_rq : 1;
242 unsigned int dummy1 : 23;
244 #define REG_RD_ADDR_iop_dmc_out_rw_ack_intr 88
245 #define REG_WR_ADDR_iop_dmc_out_rw_ack_intr 88
249 unsigned int data_md : 1;
250 unsigned int ctxt_md : 1;
251 unsigned int group_md : 1;
252 unsigned int cmd_rdy : 1;
253 unsigned int dth : 1;
255 unsigned int last_data : 1;
256 unsigned int trf_lim : 1;
257 unsigned int cmd_rq : 1;
258 unsigned int dummy1 : 23;
260 #define REG_RD_ADDR_iop_dmc_out_r_intr 92
264 unsigned int data_md : 1;
265 unsigned int ctxt_md : 1;
266 unsigned int group_md : 1;
267 unsigned int cmd_rdy : 1;
268 unsigned int dth : 1;
270 unsigned int last_data : 1;
271 unsigned int trf_lim : 1;
272 unsigned int cmd_rq : 1;
273 unsigned int dummy1 : 23;
275 #define REG_RD_ADDR_iop_dmc_out_r_masked_intr 96