Go to the documentation of this file. 1 #ifndef __iop_fifo_out_defs_h
2 #define __iop_fifo_out_defs_h
18 #define REG_RD( scope, inst, reg ) \
19 REG_READ( reg_##scope##_##reg, \
20 (inst) + REG_RD_ADDR_##scope##_##reg )
24 #define REG_WR( scope, inst, reg, val ) \
25 REG_WRITE( reg_##scope##_##reg, \
26 (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
30 #define REG_RD_VECT( scope, inst, reg, index ) \
31 REG_READ( reg_##scope##_##reg, \
32 (inst) + REG_RD_ADDR_##scope##_##reg + \
33 (index) * STRIDE_##scope##_##reg )
37 #define REG_WR_VECT( scope, inst, reg, index, val ) \
38 REG_WRITE( reg_##scope##_##reg, \
39 (inst) + REG_WR_ADDR_##scope##_##reg + \
40 (index) * STRIDE_##scope##_##reg, (val) )
44 #define REG_RD_INT( scope, inst, reg ) \
45 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
49 #define REG_WR_INT( scope, inst, reg, val ) \
50 REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
53 #ifndef REG_RD_INT_VECT
54 #define REG_RD_INT_VECT( scope, inst, reg, index ) \
55 REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
56 (index) * STRIDE_##scope##_##reg )
59 #ifndef REG_WR_INT_VECT
60 #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
61 REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
62 (index) * STRIDE_##scope##_##reg, (val) )
66 #define REG_TYPE_CONV( type, orgtype, val ) \
67 ( { union { orgtype o; type n; } r; r.o = val; r.n; } )
71 #define reg_page_size 8192
75 #define REG_ADDR( scope, inst, reg ) \
76 ( (inst) + REG_RD_ADDR_##scope##_##reg )
80 #define REG_ADDR_VECT( scope, inst, reg, index ) \
81 ( (inst) + REG_RD_ADDR_##scope##_##reg + \
82 (index) * STRIDE_##scope##_##reg )
89 unsigned int free_lim : 3;
90 unsigned int byte_order : 2;
91 unsigned int trig : 2;
92 unsigned int last_dis_dif_in : 1;
94 unsigned int delay_out_last : 1;
95 unsigned int last_dis_dif_out : 1;
96 unsigned int dummy1 : 20;
98 #define REG_RD_ADDR_iop_fifo_out_rw_cfg 0
99 #define REG_WR_ADDR_iop_fifo_out_rw_cfg 0
103 unsigned int dif_in_en : 1;
104 unsigned int dif_out_en : 1;
105 unsigned int dummy1 : 30;
107 #define REG_RD_ADDR_iop_fifo_out_rw_ctrl 4
108 #define REG_WR_ADDR_iop_fifo_out_rw_ctrl 4
112 unsigned int avail_bytes : 4;
114 unsigned int dif_in_en : 1;
115 unsigned int dif_out_en : 1;
116 unsigned int zero_data_last : 1;
117 unsigned int dummy1 : 17;
119 #define REG_RD_ADDR_iop_fifo_out_r_stat 8
124 unsigned int dummy1 : 24;
126 #define REG_RD_ADDR_iop_fifo_out_rw_wr1byte 12
127 #define REG_WR_ADDR_iop_fifo_out_rw_wr1byte 12
132 unsigned int dummy1 : 16;
134 #define REG_RD_ADDR_iop_fifo_out_rw_wr2byte 16
135 #define REG_WR_ADDR_iop_fifo_out_rw_wr2byte 16
140 unsigned int dummy1 : 8;
142 #define REG_RD_ADDR_iop_fifo_out_rw_wr3byte 20
143 #define REG_WR_ADDR_iop_fifo_out_rw_wr3byte 20
149 #define REG_RD_ADDR_iop_fifo_out_rw_wr4byte 24
150 #define REG_WR_ADDR_iop_fifo_out_rw_wr4byte 24
155 unsigned int dummy1 : 24;
157 #define REG_RD_ADDR_iop_fifo_out_rw_wr1byte_last 28
158 #define REG_WR_ADDR_iop_fifo_out_rw_wr1byte_last 28
163 unsigned int dummy1 : 16;
165 #define REG_RD_ADDR_iop_fifo_out_rw_wr2byte_last 32
166 #define REG_WR_ADDR_iop_fifo_out_rw_wr2byte_last 32
171 unsigned int dummy1 : 8;
173 #define REG_RD_ADDR_iop_fifo_out_rw_wr3byte_last 36
174 #define REG_WR_ADDR_iop_fifo_out_rw_wr3byte_last 36
180 #define REG_RD_ADDR_iop_fifo_out_rw_wr4byte_last 40
181 #define REG_WR_ADDR_iop_fifo_out_rw_wr4byte_last 40
185 #define REG_RD_ADDR_iop_fifo_out_rw_set_last 44
186 #define REG_WR_ADDR_iop_fifo_out_rw_set_last 44
190 #define REG_RD_ADDR_iop_fifo_out_rs_rd_data 48
194 #define REG_RD_ADDR_iop_fifo_out_r_rd_data 52
198 #define REG_RD_ADDR_iop_fifo_out_rw_strb_dif_out 56
199 #define REG_WR_ADDR_iop_fifo_out_rw_strb_dif_out 56
203 unsigned int urun : 1;
204 unsigned int last_data : 1;
205 unsigned int dav : 1;
207 unsigned int orun : 1;
208 unsigned int dummy1 : 27;
210 #define REG_RD_ADDR_iop_fifo_out_rw_intr_mask 60
211 #define REG_WR_ADDR_iop_fifo_out_rw_intr_mask 60
215 unsigned int urun : 1;
216 unsigned int last_data : 1;
217 unsigned int dav : 1;
219 unsigned int orun : 1;
220 unsigned int dummy1 : 27;
222 #define REG_RD_ADDR_iop_fifo_out_rw_ack_intr 64
223 #define REG_WR_ADDR_iop_fifo_out_rw_ack_intr 64
227 unsigned int urun : 1;
228 unsigned int last_data : 1;
229 unsigned int dav : 1;
231 unsigned int orun : 1;
232 unsigned int dummy1 : 27;
234 #define REG_RD_ADDR_iop_fifo_out_r_intr 68
238 unsigned int urun : 1;
239 unsigned int last_data : 1;
240 unsigned int dav : 1;
242 unsigned int orun : 1;
243 unsigned int dummy1 : 27;
245 #define REG_RD_ADDR_iop_fifo_out_r_masked_intr 72