21 #ifndef _H_LPFC_DEBUG_FS
22 #define _H_LPFC_DEBUG_FS
24 #ifdef CONFIG_SCSI_LPFC_DEBUG_FS
27 #define LPFC_DEBUG_TRC_ENTRY_SIZE 100
30 #define LPFC_NODELIST_SIZE 8192
31 #define LPFC_NODELIST_ENTRY_SIZE 120
34 #define LPFC_DUMPHBASLIM_SIZE 4096
37 #define LPFC_DUMPHOSTSLIM_SIZE 4096
40 #define LPFC_DUMPSLIQINFO_SIZE 4096
43 #define LPFC_HBQINFO_SIZE 8192
50 #define LPFC_PCI_CFG_BROWSE 0xffff
51 #define LPFC_PCI_CFG_RD_CMD_ARG 2
52 #define LPFC_PCI_CFG_WR_CMD_ARG 3
53 #define LPFC_PCI_CFG_SIZE 4096
54 #define LPFC_PCI_CFG_RD_SIZE (LPFC_PCI_CFG_SIZE/4)
56 #define IDIAG_PCICFG_WHERE_INDX 0
57 #define IDIAG_PCICFG_COUNT_INDX 1
58 #define IDIAG_PCICFG_VALUE_INDX 2
61 #define LPFC_PCI_BAR_BROWSE 0xffff
62 #define LPFC_PCI_BAR_RD_CMD_ARG 3
63 #define LPFC_PCI_BAR_WR_CMD_ARG 3
65 #define LPFC_PCI_IF0_BAR0_SIZE (1024 * 16)
66 #define LPFC_PCI_IF0_BAR1_SIZE (1024 * 128)
67 #define LPFC_PCI_IF0_BAR2_SIZE (1024 * 128)
68 #define LPFC_PCI_IF2_BAR0_SIZE (1024 * 32)
70 #define LPFC_PCI_BAR_RD_BUF_SIZE 4096
71 #define LPFC_PCI_BAR_RD_SIZE (LPFC_PCI_BAR_RD_BUF_SIZE/4)
73 #define LPFC_PCI_IF0_BAR0_RD_SIZE (LPFC_PCI_IF0_BAR0_SIZE/4)
74 #define LPFC_PCI_IF0_BAR1_RD_SIZE (LPFC_PCI_IF0_BAR1_SIZE/4)
75 #define LPFC_PCI_IF0_BAR2_RD_SIZE (LPFC_PCI_IF0_BAR2_SIZE/4)
76 #define LPFC_PCI_IF2_BAR0_RD_SIZE (LPFC_PCI_IF2_BAR0_SIZE/4)
78 #define IDIAG_BARACC_BAR_NUM_INDX 0
79 #define IDIAG_BARACC_OFF_SET_INDX 1
80 #define IDIAG_BARACC_ACC_MOD_INDX 2
81 #define IDIAG_BARACC_REG_VAL_INDX 2
82 #define IDIAG_BARACC_BAR_SZE_INDX 3
84 #define IDIAG_BARACC_BAR_0 0
85 #define IDIAG_BARACC_BAR_1 1
86 #define IDIAG_BARACC_BAR_2 2
91 #define LPFC_QUE_INFO_GET_BUF_SIZE 4096
94 #define LPFC_QUE_ACC_BROWSE 0xffff
95 #define LPFC_QUE_ACC_RD_CMD_ARG 4
96 #define LPFC_QUE_ACC_WR_CMD_ARG 6
97 #define LPFC_QUE_ACC_BUF_SIZE 4096
98 #define LPFC_QUE_ACC_SIZE (LPFC_QUE_ACC_BUF_SIZE/2)
100 #define LPFC_IDIAG_EQ 1
101 #define LPFC_IDIAG_CQ 2
102 #define LPFC_IDIAG_MQ 3
103 #define LPFC_IDIAG_WQ 4
104 #define LPFC_IDIAG_RQ 5
106 #define IDIAG_QUEACC_QUETP_INDX 0
107 #define IDIAG_QUEACC_QUEID_INDX 1
108 #define IDIAG_QUEACC_INDEX_INDX 2
109 #define IDIAG_QUEACC_COUNT_INDX 3
110 #define IDIAG_QUEACC_OFFST_INDX 4
111 #define IDIAG_QUEACC_VALUE_INDX 5
114 #define LPFC_DRB_ACC_ALL 0xffff
115 #define LPFC_DRB_ACC_RD_CMD_ARG 1
116 #define LPFC_DRB_ACC_WR_CMD_ARG 2
117 #define LPFC_DRB_ACC_BUF_SIZE 256
119 #define LPFC_DRB_EQCQ 1
120 #define LPFC_DRB_MQ 2
121 #define LPFC_DRB_WQ 3
122 #define LPFC_DRB_RQ 4
124 #define LPFC_DRB_MAX 4
126 #define IDIAG_DRBACC_REGID_INDX 0
127 #define IDIAG_DRBACC_VALUE_INDX 1
130 #define LPFC_CTL_ACC_ALL 0xffff
131 #define LPFC_CTL_ACC_RD_CMD_ARG 1
132 #define LPFC_CTL_ACC_WR_CMD_ARG 2
133 #define LPFC_CTL_ACC_BUF_SIZE 256
135 #define LPFC_CTL_PORT_SEM 1
136 #define LPFC_CTL_PORT_STA 2
137 #define LPFC_CTL_PORT_CTL 3
138 #define LPFC_CTL_PORT_ER1 4
139 #define LPFC_CTL_PORT_ER2 5
140 #define LPFC_CTL_PDEV_CTL 6
142 #define LPFC_CTL_MAX 6
144 #define IDIAG_CTLACC_REGID_INDX 0
145 #define IDIAG_CTLACC_VALUE_INDX 1
148 #define LPFC_MBX_DMP_ARG 4
150 #define LPFC_MBX_ACC_BUF_SIZE 512
151 #define LPFC_MBX_ACC_LBUF_SZ 128
153 #define LPFC_MBX_DMP_MBX_WORD 0x00000001
154 #define LPFC_MBX_DMP_MBX_BYTE 0x00000002
155 #define LPFC_MBX_DMP_MBX_ALL (LPFC_MBX_DMP_MBX_WORD | LPFC_MBX_DMP_MBX_BYTE)
157 #define LPFC_BSG_DMP_MBX_RD_MBX 0x00000001
158 #define LPFC_BSG_DMP_MBX_RD_BUF 0x00000002
159 #define LPFC_BSG_DMP_MBX_WR_MBX 0x00000004
160 #define LPFC_BSG_DMP_MBX_WR_BUF 0x00000008
161 #define LPFC_BSG_DMP_MBX_ALL (LPFC_BSG_DMP_MBX_RD_MBX | \
162 LPFC_BSG_DMP_MBX_RD_BUF | \
163 LPFC_BSG_DMP_MBX_WR_MBX | \
164 LPFC_BSG_DMP_MBX_WR_BUF)
166 #define LPFC_MBX_DMP_ALL 0xffff
167 #define LPFC_MBX_ALL_CMD 0xff
169 #define IDIAG_MBXACC_MBCMD_INDX 0
170 #define IDIAG_MBXACC_DPMAP_INDX 1
171 #define IDIAG_MBXACC_DPCNT_INDX 2
172 #define IDIAG_MBXACC_WDCNT_INDX 3
175 #define LPFC_EXT_ACC_CMD_ARG 1
176 #define LPFC_EXT_ACC_BUF_SIZE 4096
178 #define LPFC_EXT_ACC_AVAIL 0x1
179 #define LPFC_EXT_ACC_ALLOC 0x2
180 #define LPFC_EXT_ACC_DRIVR 0x4
181 #define LPFC_EXT_ACC_ALL (LPFC_EXT_ACC_DRIVR | \
182 LPFC_EXT_ACC_AVAIL | \
185 #define IDIAG_EXTACC_EXMAP_INDX 0
187 #define SIZE_U8 sizeof(uint8_t)
188 #define SIZE_U16 sizeof(uint16_t)
189 #define SIZE_U32 sizeof(uint32_t)
194 #define LPFC_IDIAG_OP_RD 1
195 #define LPFC_IDIAG_OP_WR 2
200 struct lpfc_debugfs_trc {
209 struct lpfc_idiag_offset {
213 #define LPFC_IDIAG_CMD_DATA_SIZE 8
214 struct lpfc_idiag_cmd {
216 #define LPFC_IDIAG_CMD_PCICFG_RD 0x00000001
217 #define LPFC_IDIAG_CMD_PCICFG_WR 0x00000002
218 #define LPFC_IDIAG_CMD_PCICFG_ST 0x00000003
219 #define LPFC_IDIAG_CMD_PCICFG_CL 0x00000004
221 #define LPFC_IDIAG_CMD_BARACC_RD 0x00000008
222 #define LPFC_IDIAG_CMD_BARACC_WR 0x00000009
223 #define LPFC_IDIAG_CMD_BARACC_ST 0x0000000a
224 #define LPFC_IDIAG_CMD_BARACC_CL 0x0000000b
226 #define LPFC_IDIAG_CMD_QUEACC_RD 0x00000011
227 #define LPFC_IDIAG_CMD_QUEACC_WR 0x00000012
228 #define LPFC_IDIAG_CMD_QUEACC_ST 0x00000013
229 #define LPFC_IDIAG_CMD_QUEACC_CL 0x00000014
231 #define LPFC_IDIAG_CMD_DRBACC_RD 0x00000021
232 #define LPFC_IDIAG_CMD_DRBACC_WR 0x00000022
233 #define LPFC_IDIAG_CMD_DRBACC_ST 0x00000023
234 #define LPFC_IDIAG_CMD_DRBACC_CL 0x00000024
236 #define LPFC_IDIAG_CMD_CTLACC_RD 0x00000031
237 #define LPFC_IDIAG_CMD_CTLACC_WR 0x00000032
238 #define LPFC_IDIAG_CMD_CTLACC_ST 0x00000033
239 #define LPFC_IDIAG_CMD_CTLACC_CL 0x00000034
241 #define LPFC_IDIAG_CMD_MBXACC_DP 0x00000041
242 #define LPFC_IDIAG_BSG_MBXACC_DP 0x00000042
244 #define LPFC_IDIAG_CMD_EXTACC_RD 0x00000051
251 struct lpfc_idiag_cmd
cmd;
252 struct lpfc_idiag_offset
offset;
258 #define LPFC_DISC_TRC_ELS_CMD 0x1
259 #define LPFC_DISC_TRC_ELS_RSP 0x2
260 #define LPFC_DISC_TRC_ELS_UNSOL 0x4
261 #define LPFC_DISC_TRC_ELS_ALL 0x7
262 #define LPFC_DISC_TRC_MBOX_VPORT 0x8
263 #define LPFC_DISC_TRC_MBOX 0x10
264 #define LPFC_DISC_TRC_MBOX_ALL 0x18
265 #define LPFC_DISC_TRC_CT 0x20
266 #define LPFC_DISC_TRC_DSM 0x40
267 #define LPFC_DISC_TRC_RPORT 0x80
268 #define LPFC_DISC_TRC_NODE 0x100
270 #define LPFC_DISC_TRC_DISCOVERY 0xef
293 int i, esize, qe_word_cnt,
len;
303 qe_word_cnt = esize /
sizeof(
uint32_t);
311 for (i = 0; i < qe_word_cnt; i++) {
315 if (qe_word_cnt > 8) {
326 if (qe_word_cnt <= 8 || (i - 1) % 8)
347 "%d: [qid:%d, type:%d, subtype:%d, "
348 "qe_size:%d, qe_count:%d, "
349 "host_index:%d, port_index:%d]\n",
356 lpfc_debug_dump_qe(q, idx);
369 lpfc_debug_dump_fcp_wq(
struct lpfc_hba *phba,
int fcp_wqidx)
376 fcp_wqidx, phba->
sli4_hba.fcp_wq[fcp_wqidx]->queue_id);
377 lpfc_debug_dump_q(phba->
sli4_hba.fcp_wq[fcp_wqidx]);
389 lpfc_debug_dump_fcp_cq(
struct lpfc_hba *phba,
int fcp_wqidx)
391 int fcp_cqidx, fcp_cqid;
397 fcp_cqid = phba->
sli4_hba.fcp_wq[fcp_wqidx]->assoc_qid;
399 if (phba->
sli4_hba.fcp_cq[fcp_cqidx]->queue_id == fcp_cqid)
410 fcp_wqidx, phba->
sli4_hba.fcp_wq[fcp_wqidx]->queue_id,
411 fcp_cqidx, fcp_cqid);
412 lpfc_debug_dump_q(phba->
sli4_hba.fcp_cq[fcp_cqidx]);
424 lpfc_debug_dump_hba_eq(
struct lpfc_hba *phba,
int fcp_wqidx)
427 int fcp_eqidx, fcp_eqid;
428 int fcp_cqidx, fcp_cqid;
433 fcp_cqid = phba->
sli4_hba.fcp_wq[fcp_wqidx]->assoc_qid;
435 if (phba->
sli4_hba.fcp_cq[fcp_cqidx]->queue_id == fcp_cqid)
445 fcp_eqidx = fcp_cqidx;
446 fcp_eqid = phba->
sli4_hba.hba_eq[fcp_eqidx]->queue_id;
447 qdesc = phba->
sli4_hba.hba_eq[fcp_eqidx];
450 "EQ[Idx:%d|Qid:%d]\n",
451 fcp_wqidx, phba->
sli4_hba.fcp_wq[fcp_wqidx]->queue_id,
452 fcp_cqidx, fcp_cqid, fcp_eqidx, fcp_eqid);
453 lpfc_debug_dump_q(qdesc);
463 lpfc_debug_dump_els_wq(
struct lpfc_hba *phba)
467 lpfc_debug_dump_q(phba->
sli4_hba.els_wq);
477 lpfc_debug_dump_mbx_wq(
struct lpfc_hba *phba)
481 lpfc_debug_dump_q(phba->
sli4_hba.mbx_wq);
491 lpfc_debug_dump_dat_rq(
struct lpfc_hba *phba)
495 lpfc_debug_dump_q(phba->
sli4_hba.dat_rq);
505 lpfc_debug_dump_hdr_rq(
struct lpfc_hba *phba)
509 lpfc_debug_dump_q(phba->
sli4_hba.hdr_rq);
519 lpfc_debug_dump_els_cq(
struct lpfc_hba *phba)
524 lpfc_debug_dump_q(phba->
sli4_hba.els_cq);
534 lpfc_debug_dump_mbx_cq(
struct lpfc_hba *phba)
539 lpfc_debug_dump_q(phba->
sli4_hba.mbx_cq);
551 lpfc_debug_dump_wq_by_id(
struct lpfc_hba *phba,
int qid)
556 if (phba->
sli4_hba.fcp_wq[wq_idx]->queue_id == qid)
558 if (wq_idx < phba->cfg_fcp_io_channel) {
560 lpfc_debug_dump_q(phba->
sli4_hba.fcp_wq[wq_idx]);
564 if (phba->
sli4_hba.els_wq->queue_id == qid) {
566 lpfc_debug_dump_q(phba->
sli4_hba.els_wq);
579 lpfc_debug_dump_mq_by_id(
struct lpfc_hba *phba,
int qid)
581 if (phba->
sli4_hba.mbx_wq->queue_id == qid) {
583 lpfc_debug_dump_q(phba->
sli4_hba.mbx_wq);
596 lpfc_debug_dump_rq_by_id(
struct lpfc_hba *phba,
int qid)
598 if (phba->
sli4_hba.hdr_rq->queue_id == qid) {
600 lpfc_debug_dump_q(phba->
sli4_hba.hdr_rq);
603 if (phba->
sli4_hba.dat_rq->queue_id == qid) {
605 lpfc_debug_dump_q(phba->
sli4_hba.dat_rq);
618 lpfc_debug_dump_cq_by_id(
struct lpfc_hba *phba,
int qid)
623 if (phba->
sli4_hba.fcp_cq[cq_idx]->queue_id == qid)
625 }
while (++cq_idx < phba->cfg_fcp_io_channel);
627 if (cq_idx < phba->cfg_fcp_io_channel) {
629 lpfc_debug_dump_q(phba->
sli4_hba.fcp_cq[cq_idx]);
633 if (phba->
sli4_hba.els_cq->queue_id == qid) {
635 lpfc_debug_dump_q(phba->
sli4_hba.els_cq);
639 if (phba->
sli4_hba.mbx_cq->queue_id == qid) {
641 lpfc_debug_dump_q(phba->
sli4_hba.mbx_cq);
654 lpfc_debug_dump_eq_by_id(
struct lpfc_hba *phba,
int qid)
659 if (phba->
sli4_hba.hba_eq[eq_idx]->queue_id == qid)
663 if (eq_idx < phba->cfg_fcp_io_channel) {
665 lpfc_debug_dump_q(phba->
sli4_hba.hba_eq[eq_idx]);