orion5x.h

Go to the documentation of this file.

/*
 * arch/arm/mach-orion5x/include/mach/orion5x.h
 *
 * Generic definitions of Orion SoC flavors:
 *  Orion-1, Orion-VoIP, Orion-NAS, Orion-2, and Orion-1-90.
 *
 * Maintainer: Tzachi Perelstein <[email protected]>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#ifndef __ASM_ARCH_ORION5X_H
#define __ASM_ARCH_ORION5X_H

/*****************************************************************************
 * Orion Address Maps
 *
 * phys
 * e0000000 PCIe MEM space
 * e8000000 PCI MEM space
 * f0000000 PCIe WA space (Orion-1/Orion-NAS only)
 * f1000000 on-chip peripheral registers
 * f2000000 PCIe I/O space
 * f2100000 PCI I/O space
 * f2200000 SRAM dedicated for the crypto unit
 * f4000000 device bus mappings (boot)
 * fa000000 device bus mappings (cs0)
 * fa800000 device bus mappings (cs2)
 * fc000000 device bus mappings (cs0/cs1)
 *
 * virt     phys        size
 * fe000000 f1000000    1M  on-chip peripheral registers
 * fee00000 f2000000    64K PCIe I/O space
 * fee10000 f2100000    64K PCI I/O space
 * fd000000 f0000000    16M PCIe WA space (Orion-1/Orion-NAS only)
 ****************************************************************************/
#define ORION5X_REGS_PHYS_BASE      0xf1000000
#define ORION5X_REGS_VIRT_BASE      IOMEM(0xfe000000)
#define ORION5X_REGS_SIZE       SZ_1M

#define ORION5X_PCIE_IO_PHYS_BASE   0xf2000000
#define ORION5X_PCIE_IO_BUS_BASE    0x00000000
#define ORION5X_PCIE_IO_SIZE        SZ_64K

#define ORION5X_PCI_IO_PHYS_BASE    0xf2100000
#define ORION5X_PCI_IO_BUS_BASE     0x00010000
#define ORION5X_PCI_IO_SIZE     SZ_64K

#define ORION5X_SRAM_PHYS_BASE      (0xf2200000)
#define ORION5X_SRAM_SIZE       SZ_8K

/* Relevant only for Orion-1/Orion-NAS */
#define ORION5X_PCIE_WA_PHYS_BASE   0xf0000000
#define ORION5X_PCIE_WA_VIRT_BASE   IOMEM(0xfd000000)
#define ORION5X_PCIE_WA_SIZE        SZ_16M

#define ORION5X_PCIE_MEM_PHYS_BASE  0xe0000000
#define ORION5X_PCIE_MEM_SIZE       SZ_128M

#define ORION5X_PCI_MEM_PHYS_BASE   0xe8000000
#define ORION5X_PCI_MEM_SIZE        SZ_128M

/*******************************************************************************
 * Orion Registers Map
 ******************************************************************************/

#define ORION5X_DDR_VIRT_BASE       (ORION5X_REGS_VIRT_BASE + 0x00000)
#define  ORION5X_DDR_WINDOW_CPU_BASE    (ORION5X_DDR_VIRT_BASE + 0x1500)
#define ORION5X_DEV_BUS_PHYS_BASE   (ORION5X_REGS_PHYS_BASE + 0x10000)
#define ORION5X_DEV_BUS_VIRT_BASE   (ORION5X_REGS_VIRT_BASE + 0x10000)
#define ORION5X_DEV_BUS_REG(x)      (ORION5X_DEV_BUS_VIRT_BASE + (x))
#define  GPIO_VIRT_BASE         ORION5X_DEV_BUS_REG(0x0100)
#define  SPI_PHYS_BASE          (ORION5X_DEV_BUS_PHYS_BASE + 0x0600)
#define  I2C_PHYS_BASE          (ORION5X_DEV_BUS_PHYS_BASE + 0x1000)
#define  UART0_PHYS_BASE        (ORION5X_DEV_BUS_PHYS_BASE + 0x2000)
#define  UART0_VIRT_BASE        (ORION5X_DEV_BUS_VIRT_BASE + 0x2000)
#define  UART1_PHYS_BASE        (ORION5X_DEV_BUS_PHYS_BASE + 0x2100)
#define  UART1_VIRT_BASE        (ORION5X_DEV_BUS_VIRT_BASE + 0x2100)

#define ORION5X_BRIDGE_VIRT_BASE    (ORION5X_REGS_VIRT_BASE + 0x20000)
#define ORION5X_BRIDGE_PHYS_BASE    (ORION5X_REGS_PHYS_BASE + 0x20000)

#define ORION5X_PCI_VIRT_BASE       (ORION5X_REGS_VIRT_BASE + 0x30000)

#define ORION5X_PCIE_VIRT_BASE      (ORION5X_REGS_VIRT_BASE + 0x40000)

#define ORION5X_USB0_PHYS_BASE      (ORION5X_REGS_PHYS_BASE + 0x50000)
#define ORION5X_USB0_VIRT_BASE      (ORION5X_REGS_VIRT_BASE + 0x50000)

#define ORION5X_XOR_PHYS_BASE       (ORION5X_REGS_PHYS_BASE + 0x60900)
#define ORION5X_XOR_VIRT_BASE       (ORION5X_REGS_VIRT_BASE + 0x60900)

#define ORION5X_ETH_PHYS_BASE       (ORION5X_REGS_PHYS_BASE + 0x70000)
#define ORION5X_ETH_VIRT_BASE       (ORION5X_REGS_VIRT_BASE + 0x70000)

#define ORION5X_SATA_PHYS_BASE      (ORION5X_REGS_PHYS_BASE + 0x80000)
#define ORION5X_SATA_VIRT_BASE      (ORION5X_REGS_VIRT_BASE + 0x80000)

#define ORION5X_CRYPTO_PHYS_BASE    (ORION5X_REGS_PHYS_BASE + 0x90000)

#define ORION5X_USB1_PHYS_BASE      (ORION5X_REGS_PHYS_BASE + 0xa0000)
#define ORION5X_USB1_VIRT_BASE      (ORION5X_REGS_VIRT_BASE + 0xa0000)

/*******************************************************************************
 * Device Bus Registers
 ******************************************************************************/
#define MPP_0_7_CTRL        ORION5X_DEV_BUS_REG(0x000)
#define MPP_8_15_CTRL       ORION5X_DEV_BUS_REG(0x004)
#define MPP_16_19_CTRL      ORION5X_DEV_BUS_REG(0x050)
#define MPP_DEV_CTRL        ORION5X_DEV_BUS_REG(0x008)
#define MPP_RESET_SAMPLE    ORION5X_DEV_BUS_REG(0x010)
#define DEV_BANK_0_PARAM    ORION5X_DEV_BUS_REG(0x45c)
#define DEV_BANK_1_PARAM    ORION5X_DEV_BUS_REG(0x460)
#define DEV_BANK_2_PARAM    ORION5X_DEV_BUS_REG(0x464)
#define DEV_BANK_BOOT_PARAM ORION5X_DEV_BUS_REG(0x46c)
#define DEV_BUS_CTRL        ORION5X_DEV_BUS_REG(0x4c0)
#define DEV_BUS_INT_CAUSE   ORION5X_DEV_BUS_REG(0x4d0)
#define DEV_BUS_INT_MASK    ORION5X_DEV_BUS_REG(0x4d4)

/*******************************************************************************
 * Supported Devices & Revisions
 ******************************************************************************/
/* Orion-1 (88F5181) and Orion-VoIP (88F5181L) */
#define MV88F5181_DEV_ID    0x5181
#define MV88F5181_REV_B1    3
#define MV88F5181L_REV_A0   8
#define MV88F5181L_REV_A1   9
/* Orion-NAS (88F5182) */
#define MV88F5182_DEV_ID    0x5182
#define MV88F5182_REV_A2    2
/* Orion-2 (88F5281) */
#define MV88F5281_DEV_ID    0x5281
#define MV88F5281_REV_D0    4
#define MV88F5281_REV_D1    5
#define MV88F5281_REV_D2    6
/* Orion-1-90 (88F6183) */
#define MV88F6183_DEV_ID    0x6183
#define MV88F6183_REV_B0    3

#endif