Go to the documentation of this file.
32 #ifndef __ASM_ARM_REGS_SERIAL_H
33 #define __ASM_ARM_REGS_SERIAL_H
35 #define S3C24XX_VA_UART0 (S3C_VA_UART)
36 #define S3C24XX_VA_UART1 (S3C_VA_UART + 0x4000 )
37 #define S3C24XX_VA_UART2 (S3C_VA_UART + 0x8000 )
38 #define S3C24XX_VA_UART3 (S3C_VA_UART + 0xC000 )
40 #define S3C2410_PA_UART0 (S3C24XX_PA_UART)
41 #define S3C2410_PA_UART1 (S3C24XX_PA_UART + 0x4000 )
42 #define S3C2410_PA_UART2 (S3C24XX_PA_UART + 0x8000 )
43 #define S3C2443_PA_UART3 (S3C24XX_PA_UART + 0xC000 )
45 #define S3C2410_URXH (0x24)
46 #define S3C2410_UTXH (0x20)
47 #define S3C2410_ULCON (0x00)
48 #define S3C2410_UCON (0x04)
49 #define S3C2410_UFCON (0x08)
50 #define S3C2410_UMCON (0x0C)
51 #define S3C2410_UBRDIV (0x28)
52 #define S3C2410_UTRSTAT (0x10)
53 #define S3C2410_UERSTAT (0x14)
54 #define S3C2410_UFSTAT (0x18)
55 #define S3C2410_UMSTAT (0x1C)
57 #define S3C2410_LCON_CFGMASK ((0xF<<3)|(0x3))
59 #define S3C2410_LCON_CS5 (0x0)
60 #define S3C2410_LCON_CS6 (0x1)
61 #define S3C2410_LCON_CS7 (0x2)
62 #define S3C2410_LCON_CS8 (0x3)
63 #define S3C2410_LCON_CSMASK (0x3)
65 #define S3C2410_LCON_PNONE (0x0)
66 #define S3C2410_LCON_PEVEN (0x5 << 3)
67 #define S3C2410_LCON_PODD (0x4 << 3)
68 #define S3C2410_LCON_PMASK (0x7 << 3)
70 #define S3C2410_LCON_STOPB (1<<2)
71 #define S3C2410_LCON_IRM (1<<6)
73 #define S3C2440_UCON_CLKMASK (3<<10)
74 #define S3C2440_UCON_CLKSHIFT (10)
75 #define S3C2440_UCON_PCLK (0<<10)
76 #define S3C2440_UCON_UCLK (1<<10)
77 #define S3C2440_UCON_PCLK2 (2<<10)
78 #define S3C2440_UCON_FCLK (3<<10)
79 #define S3C2443_UCON_EPLL (3<<10)
81 #define S3C6400_UCON_CLKMASK (3<<10)
82 #define S3C6400_UCON_CLKSHIFT (10)
83 #define S3C6400_UCON_PCLK (0<<10)
84 #define S3C6400_UCON_PCLK2 (2<<10)
85 #define S3C6400_UCON_UCLK0 (1<<10)
86 #define S3C6400_UCON_UCLK1 (3<<10)
88 #define S3C2440_UCON2_FCLK_EN (1<<15)
89 #define S3C2440_UCON0_DIVMASK (15 << 12)
90 #define S3C2440_UCON1_DIVMASK (15 << 12)
91 #define S3C2440_UCON2_DIVMASK (7 << 12)
92 #define S3C2440_UCON_DIVSHIFT (12)
94 #define S3C2412_UCON_CLKMASK (3<<10)
95 #define S3C2412_UCON_CLKSHIFT (10)
96 #define S3C2412_UCON_UCLK (1<<10)
97 #define S3C2412_UCON_USYSCLK (3<<10)
98 #define S3C2412_UCON_PCLK (0<<10)
99 #define S3C2412_UCON_PCLK2 (2<<10)
101 #define S3C2410_UCON_CLKMASK (1 << 10)
102 #define S3C2410_UCON_CLKSHIFT (10)
103 #define S3C2410_UCON_UCLK (1<<10)
104 #define S3C2410_UCON_SBREAK (1<<4)
106 #define S3C2410_UCON_TXILEVEL (1<<9)
107 #define S3C2410_UCON_RXILEVEL (1<<8)
108 #define S3C2410_UCON_TXIRQMODE (1<<2)
109 #define S3C2410_UCON_RXIRQMODE (1<<0)
110 #define S3C2410_UCON_RXFIFO_TOI (1<<7)
111 #define S3C2443_UCON_RXERR_IRQEN (1<<6)
112 #define S3C2443_UCON_LOOPBACK (1<<5)
114 #define S3C2410_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
115 S3C2410_UCON_RXILEVEL | \
116 S3C2410_UCON_TXIRQMODE | \
117 S3C2410_UCON_RXIRQMODE | \
118 S3C2410_UCON_RXFIFO_TOI)
120 #define S3C2410_UFCON_FIFOMODE (1<<0)
121 #define S3C2410_UFCON_TXTRIG0 (0<<6)
122 #define S3C2410_UFCON_RXTRIG8 (1<<4)
123 #define S3C2410_UFCON_RXTRIG12 (2<<4)
126 #define S3C2440_UFCON_RXTRIG1 (0<<4)
127 #define S3C2440_UFCON_RXTRIG8 (1<<4)
128 #define S3C2440_UFCON_RXTRIG16 (2<<4)
129 #define S3C2440_UFCON_RXTRIG32 (3<<4)
131 #define S3C2440_UFCON_TXTRIG0 (0<<6)
132 #define S3C2440_UFCON_TXTRIG16 (1<<6)
133 #define S3C2440_UFCON_TXTRIG32 (2<<6)
134 #define S3C2440_UFCON_TXTRIG48 (3<<6)
136 #define S3C2410_UFCON_RESETBOTH (3<<1)
137 #define S3C2410_UFCON_RESETTX (1<<2)
138 #define S3C2410_UFCON_RESETRX (1<<1)
140 #define S3C2410_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE | \
141 S3C2410_UFCON_TXTRIG0 | \
142 S3C2410_UFCON_RXTRIG8 )
144 #define S3C2410_UMCOM_AFC (1<<4)
145 #define S3C2410_UMCOM_RTS_LOW (1<<0)
147 #define S3C2412_UMCON_AFC_63 (0<<5)
148 #define S3C2412_UMCON_AFC_56 (1<<5)
149 #define S3C2412_UMCON_AFC_48 (2<<5)
150 #define S3C2412_UMCON_AFC_40 (3<<5)
151 #define S3C2412_UMCON_AFC_32 (4<<5)
152 #define S3C2412_UMCON_AFC_24 (5<<5)
153 #define S3C2412_UMCON_AFC_16 (6<<5)
154 #define S3C2412_UMCON_AFC_8 (7<<5)
156 #define S3C2410_UFSTAT_TXFULL (1<<9)
157 #define S3C2410_UFSTAT_RXFULL (1<<8)
158 #define S3C2410_UFSTAT_TXMASK (15<<4)
159 #define S3C2410_UFSTAT_TXSHIFT (4)
160 #define S3C2410_UFSTAT_RXMASK (15<<0)
161 #define S3C2410_UFSTAT_RXSHIFT (0)
164 #define S3C2440_UFSTAT_TXFULL (1<<14)
165 #define S3C2440_UFSTAT_RXFULL (1<<6)
166 #define S3C2440_UFSTAT_TXSHIFT (8)
167 #define S3C2440_UFSTAT_RXSHIFT (0)
168 #define S3C2440_UFSTAT_TXMASK (63<<8)
169 #define S3C2440_UFSTAT_RXMASK (63)
171 #define S3C2410_UTRSTAT_TXE (1<<2)
172 #define S3C2410_UTRSTAT_TXFE (1<<1)
173 #define S3C2410_UTRSTAT_RXDR (1<<0)
175 #define S3C2410_UERSTAT_OVERRUN (1<<0)
176 #define S3C2410_UERSTAT_FRAME (1<<2)
177 #define S3C2410_UERSTAT_BREAK (1<<3)
178 #define S3C2443_UERSTAT_PARITY (1<<1)
180 #define S3C2410_UERSTAT_ANY (S3C2410_UERSTAT_OVERRUN | \
181 S3C2410_UERSTAT_FRAME | \
182 S3C2410_UERSTAT_BREAK)
184 #define S3C2410_UMSTAT_CTS (1<<0)
185 #define S3C2410_UMSTAT_DeltaCTS (1<<2)
187 #define S3C2443_DIVSLOT (0x2C)
190 #define S3C64XX_UINTP 0x30
191 #define S3C64XX_UINTSP 0x34
192 #define S3C64XX_UINTM 0x38
194 #define S3C64XX_UINTM_RXD (0)
195 #define S3C64XX_UINTM_TXD (2)
196 #define S3C64XX_UINTM_RXD_MSK (1 << S3C64XX_UINTM_RXD)
197 #define S3C64XX_UINTM_TXD_MSK (1 << S3C64XX_UINTM_TXD)
200 #define S5PV210_UCON_CLKMASK (1<<10)
201 #define S5PV210_UCON_CLKSHIFT (10)
202 #define S5PV210_UCON_PCLK (0<<10)
203 #define S5PV210_UCON_UCLK (1<<10)
205 #define S5PV210_UFCON_TXTRIG0 (0<<8)
206 #define S5PV210_UFCON_TXTRIG4 (1<<8)
207 #define S5PV210_UFCON_TXTRIG8 (2<<8)
208 #define S5PV210_UFCON_TXTRIG16 (3<<8)
209 #define S5PV210_UFCON_TXTRIG32 (4<<8)
210 #define S5PV210_UFCON_TXTRIG64 (5<<8)
211 #define S5PV210_UFCON_TXTRIG128 (6<<8)
212 #define S5PV210_UFCON_TXTRIG256 (7<<8)
214 #define S5PV210_UFCON_RXTRIG1 (0<<4)
215 #define S5PV210_UFCON_RXTRIG4 (1<<4)
216 #define S5PV210_UFCON_RXTRIG8 (2<<4)
217 #define S5PV210_UFCON_RXTRIG16 (3<<4)
218 #define S5PV210_UFCON_RXTRIG32 (4<<4)
219 #define S5PV210_UFCON_RXTRIG64 (5<<4)
220 #define S5PV210_UFCON_RXTRIG128 (6<<4)
221 #define S5PV210_UFCON_RXTRIG256 (7<<4)
223 #define S5PV210_UFSTAT_TXFULL (1<<24)
224 #define S5PV210_UFSTAT_RXFULL (1<<8)
225 #define S5PV210_UFSTAT_TXMASK (255<<16)
226 #define S5PV210_UFSTAT_TXSHIFT (16)
227 #define S5PV210_UFSTAT_RXMASK (255<<0)
228 #define S5PV210_UFSTAT_RXSHIFT (0)
230 #define S3C2410_UCON_CLKSEL0 (1 << 0)
231 #define S3C2410_UCON_CLKSEL1 (1 << 1)
232 #define S3C2410_UCON_CLKSEL2 (1 << 2)
233 #define S3C2410_UCON_CLKSEL3 (1 << 3)
236 #define S5PV210_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
237 S3C2410_UCON_RXILEVEL | \
238 S3C2410_UCON_TXIRQMODE | \
239 S3C2410_UCON_RXIRQMODE | \
240 S3C2410_UCON_RXFIFO_TOI | \
241 S3C2443_UCON_RXERR_IRQEN)
243 #define S5PV210_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE | \
244 S5PV210_UFCON_TXTRIG4 | \
245 S5PV210_UFCON_RXTRIG4)