reg_a2.h

Go to the documentation of this file.

/*
 *  Register definitions specific to the A2 core
 *
 *  Copyright (C) 2008 Ben. Herrenschmidt ([email protected]), IBM Corp.
 *
 *  This program is free software; you can redistribute it and/or
 *  modify it under the terms of the GNU General Public License
 *  as published by the Free Software Foundation; either version
 *  2 of the License, or (at your option) any later version.
 */

#ifndef __ASM_POWERPC_REG_A2_H__
#define __ASM_POWERPC_REG_A2_H__

#define SPRN_TENSR  0x1b5
#define SPRN_TENS   0x1b6   /* Thread ENable Set */
#define SPRN_TENC   0x1b7   /* Thread ENable Clear */

#define SPRN_A2_CCR0    0x3f0   /* Core Configuration Register 0 */
#define SPRN_A2_CCR1    0x3f1   /* Core Configuration Register 1 */
#define SPRN_A2_CCR2    0x3f2   /* Core Configuration Register 2 */
#define SPRN_MMUCR0 0x3fc   /* MMU Control Register 0 */
#define SPRN_MMUCR1 0x3fd   /* MMU Control Register 1 */
#define SPRN_MMUCR2 0x3fe   /* MMU Control Register 2 */
#define SPRN_MMUCR3 0x3ff   /* MMU Control Register 3 */

#define SPRN_IAR    0x372

#define SPRN_IUCR0  0x3f3
#define IUCR0_ICBI_ACK  0x1000

#define SPRN_XUCR0  0x3f6   /* Execution Unit Config Register 0 */

#define A2_IERAT_SIZE   16
#define A2_DERAT_SIZE   32

/* A2 MMUCR0 bits */
#define MMUCR0_ECL  0x80000000  /* Extended Class for TLB fills */
#define MMUCR0_TID_NZ   0x40000000  /* TID is non-zero */
#define MMUCR0_TS   0x10000000  /* Translation space for TLB fills */
#define MMUCR0_TGS  0x20000000  /* Guest space for TLB fills */
#define MMUCR0_TLBSEL   0x0c000000  /* TLB or ERAT target for TLB fills */
#define MMUCR0_TLBSEL_U 0x00000000  /*  TLBSEL = UTLB */
#define MMUCR0_TLBSEL_I 0x08000000  /*  TLBSEL = I-ERAT */
#define MMUCR0_TLBSEL_D 0x0c000000  /*  TLBSEL = D-ERAT */
#define MMUCR0_LOCKSRSH 0x02000000  /* Use TLB lock on tlbsx. */
#define MMUCR0_TID_MASK 0x000000ff  /* TID field */

/* A2 MMUCR1 bits */
#define MMUCR1_IRRE     0x80000000  /* I-ERAT round robin enable */
#define MMUCR1_DRRE     0x40000000  /* D-ERAT round robin enable */
#define MMUCR1_REE      0x20000000  /* Reference Exception Enable*/
#define MMUCR1_CEE      0x10000000  /* Change exception enable */
#define MMUCR1_CSINV_ALL    0x00000000  /* Inval ERAT on all CS evts */
#define MMUCR1_CSINV_NISYNC 0x04000000  /* Inval ERAT on all ex isync*/
#define MMUCR1_CSINV_NEVER  0x0c000000  /* Don't inval ERAT on CS */
#define MMUCR1_ICTID        0x00080000  /* IERAT class field as TID */
#define MMUCR1_ITTID        0x00040000  /* IERAT thdid field as TID */
#define MMUCR1_DCTID        0x00020000  /* DERAT class field as TID */
#define MMUCR1_DTTID        0x00010000  /* DERAT thdid field as TID */
#define MMUCR1_DCCD     0x00008000  /* DERAT class ignore */
#define MMUCR1_TLBWE_BINV   0x00004000  /* back invalidate on tlbwe */

/* A2 MMUCR2 bits */
#define MMUCR2_PSSEL_SHIFT  4

/* A2 MMUCR3 bits */
#define MMUCR3_THID     0x0000000f  /* Thread ID */

/* *** ERAT TLB bits definitions */
#define TLB0_EPN_MASK       ASM_CONST(0xfffffffffffff000)
#define TLB0_CLASS_MASK     ASM_CONST(0x0000000000000c00)
#define TLB0_CLASS_00       ASM_CONST(0x0000000000000000)
#define TLB0_CLASS_01       ASM_CONST(0x0000000000000400)
#define TLB0_CLASS_10       ASM_CONST(0x0000000000000800)
#define TLB0_CLASS_11       ASM_CONST(0x0000000000000c00)
#define TLB0_V          ASM_CONST(0x0000000000000200)
#define TLB0_X          ASM_CONST(0x0000000000000100)
#define TLB0_SIZE_MASK      ASM_CONST(0x00000000000000f0)
#define TLB0_SIZE_4K        ASM_CONST(0x0000000000000010)
#define TLB0_SIZE_64K       ASM_CONST(0x0000000000000030)
#define TLB0_SIZE_1M        ASM_CONST(0x0000000000000050)
#define TLB0_SIZE_16M       ASM_CONST(0x0000000000000070)
#define TLB0_SIZE_1G        ASM_CONST(0x00000000000000a0)
#define TLB0_THDID_MASK     ASM_CONST(0x000000000000000f)
#define TLB0_THDID_0        ASM_CONST(0x0000000000000001)
#define TLB0_THDID_1        ASM_CONST(0x0000000000000002)
#define TLB0_THDID_2        ASM_CONST(0x0000000000000004)
#define TLB0_THDID_3        ASM_CONST(0x0000000000000008)
#define TLB0_THDID_ALL      ASM_CONST(0x000000000000000f)

#define TLB1_RESVATTR       ASM_CONST(0x00f0000000000000)
#define TLB1_U0         ASM_CONST(0x0008000000000000)
#define TLB1_U1         ASM_CONST(0x0004000000000000)
#define TLB1_U2         ASM_CONST(0x0002000000000000)
#define TLB1_U3         ASM_CONST(0x0001000000000000)
#define TLB1_R          ASM_CONST(0x0000800000000000)
#define TLB1_C          ASM_CONST(0x0000400000000000)
#define TLB1_RPN_MASK       ASM_CONST(0x000003fffffff000)
#define TLB1_W          ASM_CONST(0x0000000000000800)
#define TLB1_I          ASM_CONST(0x0000000000000400)
#define TLB1_M          ASM_CONST(0x0000000000000200)
#define TLB1_G          ASM_CONST(0x0000000000000100)
#define TLB1_E          ASM_CONST(0x0000000000000080)
#define TLB1_VF         ASM_CONST(0x0000000000000040)
#define TLB1_UX         ASM_CONST(0x0000000000000020)
#define TLB1_SX         ASM_CONST(0x0000000000000010)
#define TLB1_UW         ASM_CONST(0x0000000000000008)
#define TLB1_SW         ASM_CONST(0x0000000000000004)
#define TLB1_UR         ASM_CONST(0x0000000000000002)
#define TLB1_SR         ASM_CONST(0x0000000000000001)

#ifdef CONFIG_PPC_EARLY_DEBUG_WSP
#define WSP_UART_PHYS   0xffc000c000
/* This needs to be careful chosen to hit a !0 congruence class
 * in the TLB since we bolt it in way 3, which is already occupied
 * by our linear mapping primary bolted entry in CC 0.
 */
#define WSP_UART_VIRT   0xf000000000001000
#endif

/* A2 erativax attributes definitions */
#define ERATIVAX_RS_IS_ALL      0x000
#define ERATIVAX_RS_IS_TID      0x040
#define ERATIVAX_RS_IS_CLASS        0x080
#define ERATIVAX_RS_IS_FULLMATCH    0x0c0
#define ERATIVAX_CLASS_00       0x000
#define ERATIVAX_CLASS_01       0x010
#define ERATIVAX_CLASS_10       0x020
#define ERATIVAX_CLASS_11       0x030
#define ERATIVAX_PSIZE_4K       (TLB_PSIZE_4K >> 1)
#define ERATIVAX_PSIZE_64K      (TLB_PSIZE_64K >> 1)
#define ERATIVAX_PSIZE_1M       (TLB_PSIZE_1M >> 1)
#define ERATIVAX_PSIZE_16M      (TLB_PSIZE_16M >> 1)
#define ERATIVAX_PSIZE_1G       (TLB_PSIZE_1G >> 1)

/* A2 eratilx attributes definitions */
#define ERATILX_T_ALL           0
#define ERATILX_T_TID           1
#define ERATILX_T_TGS           2
#define ERATILX_T_FULLMATCH     3
#define ERATILX_T_CLASS0        4
#define ERATILX_T_CLASS1        5
#define ERATILX_T_CLASS2        6
#define ERATILX_T_CLASS3        7

/* XUCR0 bits */
#define XUCR0_TRACE_UM_T0       0x40000000  /* Thread 0 */
#define XUCR0_TRACE_UM_T1       0x20000000  /* Thread 1 */
#define XUCR0_TRACE_UM_T2       0x10000000  /* Thread 2 */
#define XUCR0_TRACE_UM_T3       0x08000000  /* Thread 3 */

/* A2 CCR0 register */
#define A2_CCR0_PME_DISABLED        0x00000000
#define A2_CCR0_PME_SLEEP       0x40000000
#define A2_CCR0_PME_RVW         0x80000000
#define A2_CCR0_PME_DISABLED2       0xc0000000

/* A2 CCR2 register */
#define A2_CCR2_ERAT_ONLY_MODE      0x00000001
#define A2_CCR2_ENABLE_ICSWX        0x00000002
#define A2_CCR2_ENABLE_PC       0x20000000
#define A2_CCR2_ENABLE_TRACE        0x40000000

#endif /* __ASM_POWERPC_REG_A2_H__ */