34 u32 addr = nv_rd32(priv, 0x122120 + (i * 0x0800));
35 u32 data = nv_rd32(priv, 0x122124 + (i * 0x0800));
36 u32 stat = nv_rd32(priv, 0x122128 + (i * 0x0800));
37 nv_error(priv,
"HUB%d: 0x%06x 0x%08x (0x%08x)\n", i, addr, data, stat);
38 nv_mask(priv, 0x122128 + (i * 0x0800), 0x00000200, 0x00000000);
44 u32 addr = nv_rd32(priv, 0x124120 + (i * 0x0800));
45 u32 data = nv_rd32(priv, 0x124124 + (i * 0x0800));
46 u32 stat = nv_rd32(priv, 0x124128 + (i * 0x0800));
47 nv_error(priv,
"ROP%d: 0x%06x 0x%08x (0x%08x)\n", i, addr, data, stat);
48 nv_mask(priv, 0x124128 + (i * 0x0800), 0x00000200, 0x00000000);
54 u32 addr = nv_rd32(priv, 0x128120 + (i * 0x0800));
55 u32 data = nv_rd32(priv, 0x128124 + (i * 0x0800));
56 u32 stat = nv_rd32(priv, 0x128128 + (i * 0x0800));
57 nv_error(priv,
"GPC%d: 0x%06x 0x%08x (0x%08x)\n", i, addr, data, stat);
58 nv_mask(priv, 0x128128 + (i * 0x0800), 0x00000200, 0x00000000);
65 u32 intr0 = nv_rd32(priv, 0x120058);
66 u32 intr1 = nv_rd32(priv, 0x12005c);
67 u32 hubnr = nv_rd32(priv, 0x120070);
68 u32 ropnr = nv_rd32(priv, 0x120074);
69 u32 gpcnr = nv_rd32(priv, 0x120078);
72 for (i = 0; (intr0 & 0x0000ff00) && i < hubnr; i++) {
73 u32 stat = 0x00000100 <<
i;
75 nve0_ibus_intr_hub(priv, i);
80 for (i = 0; (intr0 & 0xffff0000) && i < ropnr; i++) {
81 u32 stat = 0x00010000 <<
i;
83 nve0_ibus_intr_rop(priv, i);
88 for (i = 0; intr1 && i < gpcnr; i++) {
89 u32 stat = 0x00000001 <<
i;
91 nve0_ibus_intr_gpc(priv, i);
106 *pobject = nv_object(priv);
110 nv_subdev(priv)->intr = nve0_ibus_intr;
118 .ctor = nve0_ibus_ctor,