mmu_context.h

Go to the documentation of this file.

/*
 *  arch/arm/include/asm/mmu_context.h
 *
 *  Copyright (C) 1996 Russell King.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 *  Changelog:
 *   27-06-1996 RMK Created
 */
#ifndef __ASM_ARM_MMU_CONTEXT_H
#define __ASM_ARM_MMU_CONTEXT_H

#include <linux/compiler.h>
#include <linux/sched.h>
#include <asm/cacheflush.h>
#include <asm/cachetype.h>
#include <asm/proc-fns.h>
#include <asm-generic/mm_hooks.h>

void __check_kvm_seq(struct mm_struct *mm);

#ifdef CONFIG_CPU_HAS_ASID

/*
 * On ARMv6, we have the following structure in the Context ID:
 *
 * 31                         7          0
 * +-------------------------+-----------+
 * |      process ID         |   ASID    |
 * +-------------------------+-----------+
 * |              context ID             |
 * +-------------------------------------+
 *
 * The ASID is used to tag entries in the CPU caches and TLBs.
 * The context ID is used by debuggers and trace logic, and
 * should be unique within all running processes.
 */
#define ASID_BITS       8
#define ASID_MASK       ((~0) << ASID_BITS)
#define ASID_FIRST_VERSION  (1 << ASID_BITS)

extern unsigned int cpu_last_asid;

void __init_new_context(struct task_struct *tsk, struct mm_struct *mm);
void __new_context(struct mm_struct *mm);
void cpu_set_reserved_ttbr0(void);

static inline void switch_new_context(struct mm_struct *mm)
{
    unsigned long flags;

    __new_context(mm);

    local_irq_save(flags);
    cpu_switch_mm(mm->pgd, mm);
    local_irq_restore(flags);
}

static inline void check_and_switch_context(struct mm_struct *mm,
                        struct task_struct *tsk)
{
    if (unlikely(mm->context.kvm_seq != init_mm.context.kvm_seq))
        __check_kvm_seq(mm);

    /*
     * Required during context switch to avoid speculative page table
     * walking with the wrong TTBR.
     */
    cpu_set_reserved_ttbr0();

    if (!((mm->context.id ^ cpu_last_asid) >> ASID_BITS))
        /*
         * The ASID is from the current generation, just switch to the
         * new pgd. This condition is only true for calls from
         * context_switch() and interrupts are already disabled.
         */
        cpu_switch_mm(mm->pgd, mm);
    else if (irqs_disabled())
        /*
         * Defer the new ASID allocation until after the context
         * switch critical region since __new_context() cannot be
         * called with interrupts disabled (it sends IPIs).
         */
        set_ti_thread_flag(task_thread_info(tsk), TIF_SWITCH_MM);
    else
        /*
         * That is a direct call to switch_mm() or activate_mm() with
         * interrupts enabled and a new context.
         */
        switch_new_context(mm);
}

#define init_new_context(tsk,mm)    (__init_new_context(tsk,mm),0)

#define finish_arch_post_lock_switch \
    finish_arch_post_lock_switch
static inline void finish_arch_post_lock_switch(void)
{
    if (test_and_clear_thread_flag(TIF_SWITCH_MM))
        switch_new_context(current->mm);
}

#else   /* !CONFIG_CPU_HAS_ASID */

#ifdef CONFIG_MMU

static inline void check_and_switch_context(struct mm_struct *mm,
                        struct task_struct *tsk)
{
    if (unlikely(mm->context.kvm_seq != init_mm.context.kvm_seq))
        __check_kvm_seq(mm);

    if (irqs_disabled())
        /*
         * cpu_switch_mm() needs to flush the VIVT caches. To avoid
         * high interrupt latencies, defer the call and continue
         * running with the old mm. Since we only support UP systems
         * on non-ASID CPUs, the old mm will remain valid until the
         * finish_arch_post_lock_switch() call.
         */
        set_ti_thread_flag(task_thread_info(tsk), TIF_SWITCH_MM);
    else
        cpu_switch_mm(mm->pgd, mm);
}

#define finish_arch_post_lock_switch \
    finish_arch_post_lock_switch
static inline void finish_arch_post_lock_switch(void)
{
    if (test_and_clear_thread_flag(TIF_SWITCH_MM)) {
        struct mm_struct *mm = current->mm;
        cpu_switch_mm(mm->pgd, mm);
    }
}

#endif  /* CONFIG_MMU */

#define init_new_context(tsk,mm)    0

#endif  /* CONFIG_CPU_HAS_ASID */

#define destroy_context(mm)     do { } while(0)

/*
 * This is called when "tsk" is about to enter lazy TLB mode.
 *
 * mm:  describes the currently active mm context
 * tsk: task which is entering lazy tlb
 * cpu: cpu number which is entering lazy tlb
 *
 * tsk->mm will be NULL
 */
static inline void
enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)
{
}

/*
 * This is the actual mm switch as far as the scheduler
 * is concerned.  No registers are touched.  We avoid
 * calling the CPU specific function when the mm hasn't
 * actually changed.
 */
static inline void
switch_mm(struct mm_struct *prev, struct mm_struct *next,
      struct task_struct *tsk)
{
#ifdef CONFIG_MMU
    unsigned int cpu = smp_processor_id();

#ifdef CONFIG_SMP
    /* check for possible thread migration */
    if (!cpumask_empty(mm_cpumask(next)) &&
        !cpumask_test_cpu(cpu, mm_cpumask(next)))
        __flush_icache_all();
#endif
    if (!cpumask_test_and_set_cpu(cpu, mm_cpumask(next)) || prev != next) {
        check_and_switch_context(next, tsk);
        if (cache_is_vivt())
            cpumask_clear_cpu(cpu, mm_cpumask(prev));
    }
#endif
}

#define deactivate_mm(tsk,mm)   do { } while (0)
#define activate_mm(prev,next)  switch_mm(prev, next, NULL)

#endif