Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
Macros | Enumerations | Variables
cpu.h File Reference

Go to the source code of this file.

Macros

#define PRID_COMP_LEGACY   0x000000
 
#define PRID_COMP_MIPS   0x010000
 
#define PRID_COMP_BROADCOM   0x020000
 
#define PRID_COMP_ALCHEMY   0x030000
 
#define PRID_COMP_SIBYTE   0x040000
 
#define PRID_COMP_SANDCRAFT   0x050000
 
#define PRID_COMP_NXP   0x060000
 
#define PRID_COMP_TOSHIBA   0x070000
 
#define PRID_COMP_LSI   0x080000
 
#define PRID_COMP_LEXRA   0x0b0000
 
#define PRID_COMP_NETLOGIC   0x0c0000
 
#define PRID_COMP_CAVIUM   0x0d0000
 
#define PRID_COMP_INGENIC   0xd00000
 
#define PRID_IMP_R2000   0x0100
 
#define PRID_IMP_AU1_REV1   0x0100
 
#define PRID_IMP_AU1_REV2   0x0200
 
#define PRID_IMP_R3000   0x0200 /* Same as R2000A */
 
#define PRID_IMP_R6000   0x0300 /* Same as R3000A */
 
#define PRID_IMP_R4000   0x0400
 
#define PRID_IMP_R6000A   0x0600
 
#define PRID_IMP_R10000   0x0900
 
#define PRID_IMP_R4300   0x0b00
 
#define PRID_IMP_VR41XX   0x0c00
 
#define PRID_IMP_R12000   0x0e00
 
#define PRID_IMP_R14000   0x0f00
 
#define PRID_IMP_R8000   0x1000
 
#define PRID_IMP_PR4450   0x1200
 
#define PRID_IMP_R4600   0x2000
 
#define PRID_IMP_R4700   0x2100
 
#define PRID_IMP_TX39   0x2200
 
#define PRID_IMP_R4640   0x2200
 
#define PRID_IMP_R4650   0x2200 /* Same as R4640 */
 
#define PRID_IMP_R5000   0x2300
 
#define PRID_IMP_TX49   0x2d00
 
#define PRID_IMP_SONIC   0x2400
 
#define PRID_IMP_MAGIC   0x2500
 
#define PRID_IMP_RM7000   0x2700
 
#define PRID_IMP_NEVADA   0x2800 /* RM5260 ??? */
 
#define PRID_IMP_RM9000   0x3400
 
#define PRID_IMP_LOONGSON1   0x4200
 
#define PRID_IMP_R5432   0x5400
 
#define PRID_IMP_R5500   0x5500
 
#define PRID_IMP_LOONGSON2   0x6300
 
#define PRID_IMP_UNKNOWN   0xff00
 
#define PRID_IMP_4KC   0x8000
 
#define PRID_IMP_5KC   0x8100
 
#define PRID_IMP_20KC   0x8200
 
#define PRID_IMP_4KEC   0x8400
 
#define PRID_IMP_4KSC   0x8600
 
#define PRID_IMP_25KF   0x8800
 
#define PRID_IMP_5KE   0x8900
 
#define PRID_IMP_4KECR2   0x9000
 
#define PRID_IMP_4KEMPR2   0x9100
 
#define PRID_IMP_4KSD   0x9200
 
#define PRID_IMP_24K   0x9300
 
#define PRID_IMP_34K   0x9500
 
#define PRID_IMP_24KE   0x9600
 
#define PRID_IMP_74K   0x9700
 
#define PRID_IMP_1004K   0x9900
 
#define PRID_IMP_1074K   0x9a00
 
#define PRID_IMP_M14KC   0x9c00
 
#define PRID_IMP_SB1   0x0100
 
#define PRID_IMP_SB1A   0x1100
 
#define PRID_IMP_SR71000   0x0400
 
#define PRID_IMP_BMIPS32_REV4   0x4000
 
#define PRID_IMP_BMIPS32_REV8   0x8000
 
#define PRID_IMP_BMIPS3300   0x9000
 
#define PRID_IMP_BMIPS3300_ALT   0x9100
 
#define PRID_IMP_BMIPS3300_BUG   0x0000
 
#define PRID_IMP_BMIPS43XX   0xa000
 
#define PRID_IMP_BMIPS5000   0x5a00
 
#define PRID_REV_BMIPS4380_LO   0x0040
 
#define PRID_REV_BMIPS4380_HI   0x006f
 
#define PRID_IMP_CAVIUM_CN38XX   0x0000
 
#define PRID_IMP_CAVIUM_CN31XX   0x0100
 
#define PRID_IMP_CAVIUM_CN30XX   0x0200
 
#define PRID_IMP_CAVIUM_CN58XX   0x0300
 
#define PRID_IMP_CAVIUM_CN56XX   0x0400
 
#define PRID_IMP_CAVIUM_CN50XX   0x0600
 
#define PRID_IMP_CAVIUM_CN52XX   0x0700
 
#define PRID_IMP_CAVIUM_CN63XX   0x9000
 
#define PRID_IMP_CAVIUM_CN68XX   0x9100
 
#define PRID_IMP_CAVIUM_CN66XX   0x9200
 
#define PRID_IMP_CAVIUM_CN61XX   0x9300
 
#define PRID_IMP_JZRISC   0x0200
 
#define PRID_IMP_NETLOGIC_XLR732   0x0000
 
#define PRID_IMP_NETLOGIC_XLR716   0x0200
 
#define PRID_IMP_NETLOGIC_XLR532   0x0900
 
#define PRID_IMP_NETLOGIC_XLR308   0x0600
 
#define PRID_IMP_NETLOGIC_XLR532C   0x0800
 
#define PRID_IMP_NETLOGIC_XLR516C   0x0a00
 
#define PRID_IMP_NETLOGIC_XLR508C   0x0b00
 
#define PRID_IMP_NETLOGIC_XLR308C   0x0f00
 
#define PRID_IMP_NETLOGIC_XLS608   0x8000
 
#define PRID_IMP_NETLOGIC_XLS408   0x8800
 
#define PRID_IMP_NETLOGIC_XLS404   0x8c00
 
#define PRID_IMP_NETLOGIC_XLS208   0x8e00
 
#define PRID_IMP_NETLOGIC_XLS204   0x8f00
 
#define PRID_IMP_NETLOGIC_XLS108   0xce00
 
#define PRID_IMP_NETLOGIC_XLS104   0xcf00
 
#define PRID_IMP_NETLOGIC_XLS616B   0x4000
 
#define PRID_IMP_NETLOGIC_XLS608B   0x4a00
 
#define PRID_IMP_NETLOGIC_XLS416B   0x4400
 
#define PRID_IMP_NETLOGIC_XLS412B   0x4c00
 
#define PRID_IMP_NETLOGIC_XLS408B   0x4e00
 
#define PRID_IMP_NETLOGIC_XLS404B   0x4f00
 
#define PRID_IMP_NETLOGIC_AU13XX   0x8000
 
#define PRID_IMP_NETLOGIC_XLP8XX   0x1000
 
#define PRID_IMP_NETLOGIC_XLP3XX   0x1100
 
#define PRID_REV_MASK   0x00ff
 
#define PRID_REV_TX4927   0x0022
 
#define PRID_REV_TX4937   0x0030
 
#define PRID_REV_R4400   0x0040
 
#define PRID_REV_R3000A   0x0030
 
#define PRID_REV_R3000   0x0020
 
#define PRID_REV_R2000A   0x0010
 
#define PRID_REV_TX3912   0x0010
 
#define PRID_REV_TX3922   0x0030
 
#define PRID_REV_TX3927   0x0040
 
#define PRID_REV_VR4111   0x0050
 
#define PRID_REV_VR4181   0x0050 /* Same as VR4111 */
 
#define PRID_REV_VR4121   0x0060
 
#define PRID_REV_VR4122   0x0070
 
#define PRID_REV_VR4181A   0x0070 /* Same as VR4122 */
 
#define PRID_REV_VR4130   0x0080
 
#define PRID_REV_34K_V1_0_2   0x0022
 
#define PRID_REV_LOONGSON1B   0x0020
 
#define PRID_REV_LOONGSON2E   0x0002
 
#define PRID_REV_LOONGSON2F   0x0003
 
#define PRID_REV_ENCODE_44(ver, rev)   ((ver) << 4 | (rev))
 
#define PRID_REV_ENCODE_332(ver, rev, patch)   ((ver) << 5 | (rev) << 2 | (patch))
 
#define FPIR_IMP_NONE   0x0000
 
#define MIPS_CPU_ISA_I   0x00000001
 
#define MIPS_CPU_ISA_II   0x00000002
 
#define MIPS_CPU_ISA_III   0x00000004
 
#define MIPS_CPU_ISA_IV   0x00000008
 
#define MIPS_CPU_ISA_V   0x00000010
 
#define MIPS_CPU_ISA_M32R1   0x00000020
 
#define MIPS_CPU_ISA_M32R2   0x00000040
 
#define MIPS_CPU_ISA_M64R1   0x00000080
 
#define MIPS_CPU_ISA_M64R2   0x00000100
 
#define MIPS_CPU_ISA_32BIT
 
#define MIPS_CPU_ISA_64BIT
 
#define MIPS_CPU_TLB   0x00000001 /* CPU has TLB */
 
#define MIPS_CPU_4KEX   0x00000002 /* "R4K" exception model */
 
#define MIPS_CPU_3K_CACHE   0x00000004 /* R3000-style caches */
 
#define MIPS_CPU_4K_CACHE   0x00000008 /* R4000-style caches */
 
#define MIPS_CPU_TX39_CACHE   0x00000010 /* TX3900-style caches */
 
#define MIPS_CPU_FPU   0x00000020 /* CPU has FPU */
 
#define MIPS_CPU_32FPR   0x00000040 /* 32 dbl. prec. FP registers */
 
#define MIPS_CPU_COUNTER   0x00000080 /* Cycle count/compare */
 
#define MIPS_CPU_WATCH   0x00000100 /* watchpoint registers */
 
#define MIPS_CPU_DIVEC   0x00000200 /* dedicated interrupt vector */
 
#define MIPS_CPU_VCE   0x00000400 /* virt. coherence conflict possible */
 
#define MIPS_CPU_CACHE_CDEX_P   0x00000800 /* Create_Dirty_Exclusive CACHE op */
 
#define MIPS_CPU_CACHE_CDEX_S   0x00001000 /* ... same for seconary cache ... */
 
#define MIPS_CPU_MCHECK   0x00002000 /* Machine check exception */
 
#define MIPS_CPU_EJTAG   0x00004000 /* EJTAG exception */
 
#define MIPS_CPU_NOFPUEX   0x00008000 /* no FPU exception */
 
#define MIPS_CPU_LLSC   0x00010000 /* CPU has ll/sc instructions */
 
#define MIPS_CPU_INCLUSIVE_CACHES   0x00020000 /* P-cache subset enforced */
 
#define MIPS_CPU_PREFETCH   0x00040000 /* CPU has usable prefetch */
 
#define MIPS_CPU_VINT   0x00080000 /* CPU supports MIPSR2 vectored interrupts */
 
#define MIPS_CPU_VEIC   0x00100000 /* CPU supports MIPSR2 external interrupt controller mode */
 
#define MIPS_CPU_ULRI   0x00200000 /* CPU has ULRI feature */
 
#define MIPS_CPU_PCI   0x00400000 /* CPU has Perf Ctr Int indicator */
 
#define MIPS_CPU_RIXI   0x00800000 /* CPU has TLB Read/eXec Inhibit */
 
#define MIPS_ASE_MIPS16   0x00000001 /* code compression */
 
#define MIPS_ASE_MDMX   0x00000002 /* MIPS digital media extension */
 
#define MIPS_ASE_MIPS3D   0x00000004 /* MIPS-3D */
 
#define MIPS_ASE_SMARTMIPS   0x00000008 /* SmartMIPS */
 
#define MIPS_ASE_DSP   0x00000010 /* Signal Processing ASE */
 
#define MIPS_ASE_MIPSMT   0x00000020 /* CPU supports MIPS MT */
 
#define MIPS_ASE_DSP2P   0x00000040 /* Signal Processing ASE Rev 2 */
 

Enumerations

enum  cpu_type_enum {
  CPU_UNKNOWN, CPU_R2000, CPU_R3000, CPU_R3000A,
  CPU_R3041, CPU_R3051, CPU_R3052, CPU_R3081,
  CPU_R3081E, CPU_R6000, CPU_R6000A, CPU_R4000PC,
  CPU_R4000SC, CPU_R4000MC, CPU_R4200, CPU_R4300,
  CPU_R4310, CPU_R4400PC, CPU_R4400SC, CPU_R4400MC,
  CPU_R4600, CPU_R4640, CPU_R4650, CPU_R4700,
  CPU_R5000, CPU_R5000A, CPU_R5500, CPU_NEVADA,
  CPU_R5432, CPU_R10000, CPU_R12000, CPU_R14000,
  CPU_VR41XX, CPU_VR4111, CPU_VR4121, CPU_VR4122,
  CPU_VR4131, CPU_VR4133, CPU_VR4181, CPU_VR4181A,
  CPU_RM7000, CPU_SR71000, CPU_RM9000, CPU_TX49XX,
  CPU_R8000, CPU_TX3912, CPU_TX3922, CPU_TX3927,
  CPU_4KC, CPU_4KEC, CPU_4KSC, CPU_24K,
  CPU_34K, CPU_1004K, CPU_74K, CPU_ALCHEMY,
  CPU_PR4450, CPU_BMIPS32, CPU_BMIPS3300, CPU_BMIPS4350,
  CPU_BMIPS4380, CPU_BMIPS5000, CPU_JZRISC, CPU_LOONGSON1,
  CPU_M14KC, CPU_5KC, CPU_5KE, CPU_20KC,
  CPU_25KF, CPU_SB1, CPU_SB1A, CPU_LOONGSON2,
  CPU_CAVIUM_OCTEON, CPU_CAVIUM_OCTEON_PLUS, CPU_CAVIUM_OCTEON2, CPU_XLR,
  CPU_XLP, CPU_LAST
}
 

Variables

enum cpu_type_enum __attribute__
 

Macro Definition Documentation

#define FPIR_IMP_NONE   0x0000

Definition at line 225 of file cpu.h.

#define MIPS_ASE_DSP   0x00000010 /* Signal Processing ASE */

Definition at line 333 of file cpu.h.

#define MIPS_ASE_DSP2P   0x00000040 /* Signal Processing ASE Rev 2 */

Definition at line 335 of file cpu.h.

#define MIPS_ASE_MDMX   0x00000002 /* MIPS digital media extension */

Definition at line 330 of file cpu.h.

#define MIPS_ASE_MIPS16   0x00000001 /* code compression */

Definition at line 329 of file cpu.h.

#define MIPS_ASE_MIPS3D   0x00000004 /* MIPS-3D */

Definition at line 331 of file cpu.h.

#define MIPS_ASE_MIPSMT   0x00000020 /* CPU supports MIPS MT */

Definition at line 334 of file cpu.h.

#define MIPS_ASE_SMARTMIPS   0x00000008 /* SmartMIPS */

Definition at line 332 of file cpu.h.

#define MIPS_CPU_32FPR   0x00000040 /* 32 dbl. prec. FP registers */

Definition at line 307 of file cpu.h.

#define MIPS_CPU_3K_CACHE   0x00000004 /* R3000-style caches */

Definition at line 303 of file cpu.h.

#define MIPS_CPU_4K_CACHE   0x00000008 /* R4000-style caches */

Definition at line 304 of file cpu.h.

#define MIPS_CPU_4KEX   0x00000002 /* "R4K" exception model */

Definition at line 302 of file cpu.h.

#define MIPS_CPU_CACHE_CDEX_P   0x00000800 /* Create_Dirty_Exclusive CACHE op */

Definition at line 312 of file cpu.h.

#define MIPS_CPU_CACHE_CDEX_S   0x00001000 /* ... same for seconary cache ... */

Definition at line 313 of file cpu.h.

#define MIPS_CPU_COUNTER   0x00000080 /* Cycle count/compare */

Definition at line 308 of file cpu.h.

#define MIPS_CPU_DIVEC   0x00000200 /* dedicated interrupt vector */

Definition at line 310 of file cpu.h.

#define MIPS_CPU_EJTAG   0x00004000 /* EJTAG exception */

Definition at line 315 of file cpu.h.

#define MIPS_CPU_FPU   0x00000020 /* CPU has FPU */

Definition at line 306 of file cpu.h.

#define MIPS_CPU_INCLUSIVE_CACHES   0x00020000 /* P-cache subset enforced */

Definition at line 318 of file cpu.h.

#define MIPS_CPU_ISA_32BIT
Value:
MIPS_CPU_ISA_M32R1 | MIPS_CPU_ISA_M32R2)

Definition at line 293 of file cpu.h.

#define MIPS_CPU_ISA_64BIT
Value:

Definition at line 295 of file cpu.h.

#define MIPS_CPU_ISA_I   0x00000001

Definition at line 283 of file cpu.h.

#define MIPS_CPU_ISA_II   0x00000002

Definition at line 284 of file cpu.h.

#define MIPS_CPU_ISA_III   0x00000004

Definition at line 285 of file cpu.h.

#define MIPS_CPU_ISA_IV   0x00000008

Definition at line 286 of file cpu.h.

#define MIPS_CPU_ISA_M32R1   0x00000020

Definition at line 288 of file cpu.h.

#define MIPS_CPU_ISA_M32R2   0x00000040

Definition at line 289 of file cpu.h.

#define MIPS_CPU_ISA_M64R1   0x00000080

Definition at line 290 of file cpu.h.

#define MIPS_CPU_ISA_M64R2   0x00000100

Definition at line 291 of file cpu.h.

#define MIPS_CPU_ISA_V   0x00000010

Definition at line 287 of file cpu.h.

#define MIPS_CPU_LLSC   0x00010000 /* CPU has ll/sc instructions */

Definition at line 317 of file cpu.h.

#define MIPS_CPU_MCHECK   0x00002000 /* Machine check exception */

Definition at line 314 of file cpu.h.

#define MIPS_CPU_NOFPUEX   0x00008000 /* no FPU exception */

Definition at line 316 of file cpu.h.

#define MIPS_CPU_PCI   0x00400000 /* CPU has Perf Ctr Int indicator */

Definition at line 323 of file cpu.h.

#define MIPS_CPU_PREFETCH   0x00040000 /* CPU has usable prefetch */

Definition at line 319 of file cpu.h.

#define MIPS_CPU_RIXI   0x00800000 /* CPU has TLB Read/eXec Inhibit */

Definition at line 324 of file cpu.h.

#define MIPS_CPU_TLB   0x00000001 /* CPU has TLB */

Definition at line 301 of file cpu.h.

#define MIPS_CPU_TX39_CACHE   0x00000010 /* TX3900-style caches */

Definition at line 305 of file cpu.h.

#define MIPS_CPU_ULRI   0x00200000 /* CPU has ULRI feature */

Definition at line 322 of file cpu.h.

#define MIPS_CPU_VCE   0x00000400 /* virt. coherence conflict possible */

Definition at line 311 of file cpu.h.

#define MIPS_CPU_VEIC   0x00100000 /* CPU supports MIPSR2 external interrupt controller mode */

Definition at line 321 of file cpu.h.

#define MIPS_CPU_VINT   0x00080000 /* CPU supports MIPSR2 vectored interrupts */

Definition at line 320 of file cpu.h.

#define MIPS_CPU_WATCH   0x00000100 /* watchpoint registers */

Definition at line 309 of file cpu.h.

#define PRID_COMP_ALCHEMY   0x030000

Definition at line 29 of file cpu.h.

#define PRID_COMP_BROADCOM   0x020000

Definition at line 28 of file cpu.h.

#define PRID_COMP_CAVIUM   0x0d0000

Definition at line 37 of file cpu.h.

#define PRID_COMP_INGENIC   0xd00000

Definition at line 38 of file cpu.h.

#define PRID_COMP_LEGACY   0x000000

Definition at line 26 of file cpu.h.

#define PRID_COMP_LEXRA   0x0b0000

Definition at line 35 of file cpu.h.

#define PRID_COMP_LSI   0x080000

Definition at line 34 of file cpu.h.

#define PRID_COMP_MIPS   0x010000

Definition at line 27 of file cpu.h.

#define PRID_COMP_NETLOGIC   0x0c0000

Definition at line 36 of file cpu.h.

#define PRID_COMP_NXP   0x060000

Definition at line 32 of file cpu.h.

#define PRID_COMP_SANDCRAFT   0x050000

Definition at line 31 of file cpu.h.

#define PRID_COMP_SIBYTE   0x040000

Definition at line 30 of file cpu.h.

#define PRID_COMP_TOSHIBA   0x070000

Definition at line 33 of file cpu.h.

#define PRID_IMP_1004K   0x9900

Definition at line 96 of file cpu.h.

#define PRID_IMP_1074K   0x9a00

Definition at line 97 of file cpu.h.

#define PRID_IMP_20KC   0x8200

Definition at line 84 of file cpu.h.

#define PRID_IMP_24K   0x9300

Definition at line 92 of file cpu.h.

#define PRID_IMP_24KE   0x9600

Definition at line 94 of file cpu.h.

#define PRID_IMP_25KF   0x8800

Definition at line 87 of file cpu.h.

#define PRID_IMP_34K   0x9500

Definition at line 93 of file cpu.h.

#define PRID_IMP_4KC   0x8000

Definition at line 82 of file cpu.h.

#define PRID_IMP_4KEC   0x8400

Definition at line 85 of file cpu.h.

#define PRID_IMP_4KECR2   0x9000

Definition at line 89 of file cpu.h.

#define PRID_IMP_4KEMPR2   0x9100

Definition at line 90 of file cpu.h.

#define PRID_IMP_4KSC   0x8600

Definition at line 86 of file cpu.h.

#define PRID_IMP_4KSD   0x9200

Definition at line 91 of file cpu.h.

#define PRID_IMP_5KC   0x8100

Definition at line 83 of file cpu.h.

#define PRID_IMP_5KE   0x8900

Definition at line 88 of file cpu.h.

#define PRID_IMP_74K   0x9700

Definition at line 95 of file cpu.h.

#define PRID_IMP_AU1_REV1   0x0100

Definition at line 46 of file cpu.h.

#define PRID_IMP_AU1_REV2   0x0200

Definition at line 47 of file cpu.h.

#define PRID_IMP_BMIPS32_REV4   0x4000

Definition at line 117 of file cpu.h.

#define PRID_IMP_BMIPS32_REV8   0x8000

Definition at line 118 of file cpu.h.

#define PRID_IMP_BMIPS3300   0x9000

Definition at line 119 of file cpu.h.

#define PRID_IMP_BMIPS3300_ALT   0x9100

Definition at line 120 of file cpu.h.

#define PRID_IMP_BMIPS3300_BUG   0x0000

Definition at line 121 of file cpu.h.

#define PRID_IMP_BMIPS43XX   0xa000

Definition at line 122 of file cpu.h.

#define PRID_IMP_BMIPS5000   0x5a00

Definition at line 123 of file cpu.h.

#define PRID_IMP_CAVIUM_CN30XX   0x0200

Definition at line 134 of file cpu.h.

#define PRID_IMP_CAVIUM_CN31XX   0x0100

Definition at line 133 of file cpu.h.

#define PRID_IMP_CAVIUM_CN38XX   0x0000

Definition at line 132 of file cpu.h.

#define PRID_IMP_CAVIUM_CN50XX   0x0600

Definition at line 137 of file cpu.h.

#define PRID_IMP_CAVIUM_CN52XX   0x0700

Definition at line 138 of file cpu.h.

#define PRID_IMP_CAVIUM_CN56XX   0x0400

Definition at line 136 of file cpu.h.

#define PRID_IMP_CAVIUM_CN58XX   0x0300

Definition at line 135 of file cpu.h.

#define PRID_IMP_CAVIUM_CN61XX   0x9300

Definition at line 142 of file cpu.h.

#define PRID_IMP_CAVIUM_CN63XX   0x9000

Definition at line 139 of file cpu.h.

#define PRID_IMP_CAVIUM_CN66XX   0x9200

Definition at line 141 of file cpu.h.

#define PRID_IMP_CAVIUM_CN68XX   0x9100

Definition at line 140 of file cpu.h.

#define PRID_IMP_JZRISC   0x0200

Definition at line 148 of file cpu.h.

#define PRID_IMP_LOONGSON1   0x4200

Definition at line 71 of file cpu.h.

#define PRID_IMP_LOONGSON2   0x6300

Definition at line 74 of file cpu.h.

#define PRID_IMP_M14KC   0x9c00

Definition at line 98 of file cpu.h.

#define PRID_IMP_MAGIC   0x2500

Definition at line 67 of file cpu.h.

#define PRID_IMP_NETLOGIC_AU13XX   0x8000

Definition at line 174 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLP3XX   0x1100

Definition at line 177 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLP8XX   0x1000

Definition at line 176 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLR308   0x0600

Definition at line 156 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLR308C   0x0f00

Definition at line 160 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLR508C   0x0b00

Definition at line 159 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLR516C   0x0a00

Definition at line 158 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLR532   0x0900

Definition at line 155 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLR532C   0x0800

Definition at line 157 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLR716   0x0200

Definition at line 154 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLR732   0x0000

Definition at line 153 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS104   0xcf00

Definition at line 167 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS108   0xce00

Definition at line 166 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS204   0x8f00

Definition at line 165 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS208   0x8e00

Definition at line 164 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS404   0x8c00

Definition at line 163 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS404B   0x4f00

Definition at line 173 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS408   0x8800

Definition at line 162 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS408B   0x4e00

Definition at line 172 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS412B   0x4c00

Definition at line 171 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS416B   0x4400

Definition at line 170 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS608   0x8000

Definition at line 161 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS608B   0x4a00

Definition at line 169 of file cpu.h.

#define PRID_IMP_NETLOGIC_XLS616B   0x4000

Definition at line 168 of file cpu.h.

#define PRID_IMP_NEVADA   0x2800 /* RM5260 ??? */

Definition at line 69 of file cpu.h.

#define PRID_IMP_PR4450   0x1200

Definition at line 58 of file cpu.h.

#define PRID_IMP_R10000   0x0900

Definition at line 52 of file cpu.h.

#define PRID_IMP_R12000   0x0e00

Definition at line 55 of file cpu.h.

#define PRID_IMP_R14000   0x0f00

Definition at line 56 of file cpu.h.

#define PRID_IMP_R2000   0x0100

Definition at line 45 of file cpu.h.

#define PRID_IMP_R3000   0x0200 /* Same as R2000A */

Definition at line 48 of file cpu.h.

#define PRID_IMP_R4000   0x0400

Definition at line 50 of file cpu.h.

#define PRID_IMP_R4300   0x0b00

Definition at line 53 of file cpu.h.

#define PRID_IMP_R4600   0x2000

Definition at line 59 of file cpu.h.

#define PRID_IMP_R4640   0x2200

Definition at line 62 of file cpu.h.

#define PRID_IMP_R4650   0x2200 /* Same as R4640 */

Definition at line 63 of file cpu.h.

#define PRID_IMP_R4700   0x2100

Definition at line 60 of file cpu.h.

#define PRID_IMP_R5000   0x2300

Definition at line 64 of file cpu.h.

#define PRID_IMP_R5432   0x5400

Definition at line 72 of file cpu.h.

#define PRID_IMP_R5500   0x5500

Definition at line 73 of file cpu.h.

#define PRID_IMP_R6000   0x0300 /* Same as R3000A */

Definition at line 49 of file cpu.h.

#define PRID_IMP_R6000A   0x0600

Definition at line 51 of file cpu.h.

#define PRID_IMP_R8000   0x1000

Definition at line 57 of file cpu.h.

#define PRID_IMP_RM7000   0x2700

Definition at line 68 of file cpu.h.

#define PRID_IMP_RM9000   0x3400

Definition at line 70 of file cpu.h.

#define PRID_IMP_SB1   0x0100

Definition at line 104 of file cpu.h.

#define PRID_IMP_SB1A   0x1100

Definition at line 105 of file cpu.h.

#define PRID_IMP_SONIC   0x2400

Definition at line 66 of file cpu.h.

#define PRID_IMP_SR71000   0x0400

Definition at line 111 of file cpu.h.

#define PRID_IMP_TX39   0x2200

Definition at line 61 of file cpu.h.

#define PRID_IMP_TX49   0x2d00

Definition at line 65 of file cpu.h.

#define PRID_IMP_UNKNOWN   0xff00

Definition at line 76 of file cpu.h.

#define PRID_IMP_VR41XX   0x0c00

Definition at line 54 of file cpu.h.

#define PRID_REV_34K_V1_0_2   0x0022

Definition at line 200 of file cpu.h.

#define PRID_REV_BMIPS4380_HI   0x006f

Definition at line 126 of file cpu.h.

#define PRID_REV_BMIPS4380_LO   0x0040

Definition at line 125 of file cpu.h.

#define PRID_REV_ENCODE_332 (   ver,
  rev,
  patch 
)    ((ver) << 5 | (rev) << 2 | (patch))

Definition at line 213 of file cpu.h.

#define PRID_REV_ENCODE_44 (   ver,
  rev 
)    ((ver) << 4 | (rev))

Definition at line 211 of file cpu.h.

#define PRID_REV_LOONGSON1B   0x0020

Definition at line 201 of file cpu.h.

#define PRID_REV_LOONGSON2E   0x0002

Definition at line 202 of file cpu.h.

#define PRID_REV_LOONGSON2F   0x0003

Definition at line 203 of file cpu.h.

#define PRID_REV_MASK   0x00ff

Definition at line 183 of file cpu.h.

#define PRID_REV_R2000A   0x0010

Definition at line 190 of file cpu.h.

#define PRID_REV_R3000   0x0020

Definition at line 189 of file cpu.h.

#define PRID_REV_R3000A   0x0030

Definition at line 188 of file cpu.h.

#define PRID_REV_R4400   0x0040

Definition at line 187 of file cpu.h.

#define PRID_REV_TX3912   0x0010

Definition at line 191 of file cpu.h.

#define PRID_REV_TX3922   0x0030

Definition at line 192 of file cpu.h.

#define PRID_REV_TX3927   0x0040

Definition at line 193 of file cpu.h.

#define PRID_REV_TX4927   0x0022

Definition at line 185 of file cpu.h.

#define PRID_REV_TX4937   0x0030

Definition at line 186 of file cpu.h.

#define PRID_REV_VR4111   0x0050

Definition at line 194 of file cpu.h.

#define PRID_REV_VR4121   0x0060

Definition at line 196 of file cpu.h.

#define PRID_REV_VR4122   0x0070

Definition at line 197 of file cpu.h.

#define PRID_REV_VR4130   0x0080

Definition at line 199 of file cpu.h.

#define PRID_REV_VR4181   0x0050 /* Same as VR4111 */

Definition at line 195 of file cpu.h.

#define PRID_REV_VR4181A   0x0070 /* Same as VR4122 */

Definition at line 198 of file cpu.h.

Enumeration Type Documentation

Enumerator:
CPU_UNKNOWN 
CPU_R2000 
CPU_R3000 
CPU_R3000A 
CPU_R3041 
CPU_R3051 
CPU_R3052 
CPU_R3081 
CPU_R3081E 
CPU_R6000 
CPU_R6000A 
CPU_R4000PC 
CPU_R4000SC 
CPU_R4000MC 
CPU_R4200 
CPU_R4300 
CPU_R4310 
CPU_R4400PC 
CPU_R4400SC 
CPU_R4400MC 
CPU_R4600 
CPU_R4640 
CPU_R4650 
CPU_R4700 
CPU_R5000 
CPU_R5000A 
CPU_R5500 
CPU_NEVADA 
CPU_R5432 
CPU_R10000 
CPU_R12000 
CPU_R14000 
CPU_VR41XX 
CPU_VR4111 
CPU_VR4121 
CPU_VR4122 
CPU_VR4131 
CPU_VR4133 
CPU_VR4181 
CPU_VR4181A 
CPU_RM7000 
CPU_SR71000 
CPU_RM9000 
CPU_TX49XX 
CPU_R8000 
CPU_TX3912 
CPU_TX3922 
CPU_TX3927 
CPU_4KC 
CPU_4KEC 
CPU_4KSC 
CPU_24K 
CPU_34K 
CPU_1004K 
CPU_74K 
CPU_ALCHEMY 
CPU_PR4450 
CPU_BMIPS32 
CPU_BMIPS3300 
CPU_BMIPS4350 
CPU_BMIPS4380 
CPU_BMIPS5000 
CPU_JZRISC 
CPU_LOONGSON1 
CPU_M14KC 
CPU_5KC 
CPU_5KE 
CPU_20KC 
CPU_25KF 
CPU_SB1 
CPU_SB1A 
CPU_LOONGSON2 
CPU_CAVIUM_OCTEON 
CPU_CAVIUM_OCTEON_PLUS 
CPU_CAVIUM_OCTEON2 
CPU_XLR 
CPU_XLP 
CPU_LAST 

Definition at line 227 of file cpu.h.

Variable Documentation