timer.h

Go to the documentation of this file.

/*
 *  Copyright (C) 2010, Lars-Peter Clausen <[email protected]>
 *  JZ4740 platform timer support
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under  the terms of the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the License, or (at your
 *  option) any later version.
 *
 *  You should have received a copy of the GNU General Public License along
 *  with this program; if not, write to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */

#ifndef __ASM_MACH_JZ4740_TIMER
#define __ASM_MACH_JZ4740_TIMER

#define JZ_REG_TIMER_STOP       0x0C
#define JZ_REG_TIMER_STOP_SET       0x1C
#define JZ_REG_TIMER_STOP_CLEAR     0x2C
#define JZ_REG_TIMER_ENABLE     0x00
#define JZ_REG_TIMER_ENABLE_SET     0x04
#define JZ_REG_TIMER_ENABLE_CLEAR   0x08
#define JZ_REG_TIMER_FLAG       0x10
#define JZ_REG_TIMER_FLAG_SET       0x14
#define JZ_REG_TIMER_FLAG_CLEAR     0x18
#define JZ_REG_TIMER_MASK       0x20
#define JZ_REG_TIMER_MASK_SET       0x24
#define JZ_REG_TIMER_MASK_CLEAR     0x28

#define JZ_REG_TIMER_DFR(x) (((x) * 0x10) + 0x30)
#define JZ_REG_TIMER_DHR(x) (((x) * 0x10) + 0x34)
#define JZ_REG_TIMER_CNT(x) (((x) * 0x10) + 0x38)
#define JZ_REG_TIMER_CTRL(x) (((x) * 0x10) + 0x3C)

#define JZ_TIMER_IRQ_HALF(x) BIT((x) + 0x10)
#define JZ_TIMER_IRQ_FULL(x) BIT(x)

#define JZ_TIMER_CTRL_PWM_ABBRUPT_SHUTDOWN  BIT(9)
#define JZ_TIMER_CTRL_PWM_ACTIVE_LOW        BIT(8)
#define JZ_TIMER_CTRL_PWM_ENABLE        BIT(7)
#define JZ_TIMER_CTRL_PRESCALE_MASK     0x1c
#define JZ_TIMER_CTRL_PRESCALE_OFFSET       0x3
#define JZ_TIMER_CTRL_PRESCALE_1        (0 << 3)
#define JZ_TIMER_CTRL_PRESCALE_4        (1 << 3)
#define JZ_TIMER_CTRL_PRESCALE_16       (2 << 3)
#define JZ_TIMER_CTRL_PRESCALE_64       (3 << 3)
#define JZ_TIMER_CTRL_PRESCALE_256      (4 << 3)
#define JZ_TIMER_CTRL_PRESCALE_1024     (5 << 3)

#define JZ_TIMER_CTRL_PRESCALER(x) ((x) << JZ_TIMER_CTRL_PRESCALE_OFFSET)

#define JZ_TIMER_CTRL_SRC_EXT       BIT(2)
#define JZ_TIMER_CTRL_SRC_RTC       BIT(1)
#define JZ_TIMER_CTRL_SRC_PCLK      BIT(0)

extern void __iomem *jz4740_timer_base;
void __init jz4740_timer_init(void);

void jz4740_timer_enable_watchdog(void);
void jz4740_timer_disable_watchdog(void);

static inline void jz4740_timer_stop(unsigned int timer)
{
    writel(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_STOP_SET);
}

static inline void jz4740_timer_start(unsigned int timer)
{
    writel(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_STOP_CLEAR);
}

static inline bool jz4740_timer_is_enabled(unsigned int timer)
{
    return readb(jz4740_timer_base + JZ_REG_TIMER_ENABLE) & BIT(timer);
}

static inline void jz4740_timer_enable(unsigned int timer)
{
    writeb(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_ENABLE_SET);
}

static inline void jz4740_timer_disable(unsigned int timer)
{
    writeb(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_ENABLE_CLEAR);
}

static inline void jz4740_timer_set_period(unsigned int timer, uint16_t period)
{
    writew(period, jz4740_timer_base + JZ_REG_TIMER_DFR(timer));
}

static inline void jz4740_timer_set_duty(unsigned int timer, uint16_t duty)
{
    writew(duty, jz4740_timer_base + JZ_REG_TIMER_DHR(timer));
}

static inline void jz4740_timer_set_count(unsigned int timer, uint16_t count)
{
    writew(count, jz4740_timer_base + JZ_REG_TIMER_CNT(timer));
}

static inline uint16_t jz4740_timer_get_count(unsigned int timer)
{
    return readw(jz4740_timer_base + JZ_REG_TIMER_CNT(timer));
}

static inline void jz4740_timer_ack_full(unsigned int timer)
{
    writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_FLAG_CLEAR);
}

static inline void jz4740_timer_irq_full_enable(unsigned int timer)
{
    writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_FLAG_CLEAR);
    writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_MASK_CLEAR);
}

static inline void jz4740_timer_irq_full_disable(unsigned int timer)
{
    writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_MASK_SET);
}

static inline void jz4740_timer_set_ctrl(unsigned int timer, uint16_t ctrl)
{
    writew(ctrl, jz4740_timer_base + JZ_REG_TIMER_CTRL(timer));
}

static inline uint16_t jz4740_timer_get_ctrl(unsigned int timer)
{
    return readw(jz4740_timer_base + JZ_REG_TIMER_CTRL(timer));
}

#endif