Go to the documentation of this file.
10 #ifndef __ASM_CPU_SH3_MMU_CONTEXT_H
11 #define __ASM_CPU_SH3_MMU_CONTEXT_H
13 #define MMU_PTEH 0xFFFFFFF0
14 #define MMU_PTEL 0xFFFFFFF4
15 #define MMU_TTB 0xFFFFFFF8
16 #define MMU_TEA 0xFFFFFFFC
18 #define MMUCR 0xFFFFFFE0
19 #define MMUCR_TI (1 << 2)
21 #define MMU_TLB_ADDRESS_ARRAY 0xF2000000
22 #define MMU_PAGE_ASSOC_BIT 0x80
24 #define MMU_NTLB_ENTRIES 128
25 #define MMU_NTLB_WAYS 4
26 #define MMU_CONTROL_INIT 0x007
28 #define TRA 0xffffffd0
29 #define EXPEVT 0xffffffd4
31 #if defined(CONFIG_CPU_SUBTYPE_SH7705) || \
32 defined(CONFIG_CPU_SUBTYPE_SH7706) || \
33 defined(CONFIG_CPU_SUBTYPE_SH7707) || \
34 defined(CONFIG_CPU_SUBTYPE_SH7709) || \
35 defined(CONFIG_CPU_SUBTYPE_SH7710) || \
36 defined(CONFIG_CPU_SUBTYPE_SH7712) || \
37 defined(CONFIG_CPU_SUBTYPE_SH7720) || \
38 defined(CONFIG_CPU_SUBTYPE_SH7721)
39 #define INTEVT 0xa4000000
41 #define INTEVT 0xffffffd8