|
Linux Kernel
3.7.1
|
All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
|
Linux Kernel
3.7.1
|
Go to the source code of this file.
Macros | |
| #define | PIO_PER 0x00 /* Enable Register */ |
| #define | PIO_PDR 0x04 /* Disable Register */ |
| #define | PIO_PSR 0x08 /* Status Register */ |
| #define | PIO_OER 0x10 /* Output Enable Register */ |
| #define | PIO_ODR 0x14 /* Output Disable Register */ |
| #define | PIO_OSR 0x18 /* Output Status Register */ |
| #define | PIO_IFER 0x20 /* Glitch Input Filter Enable */ |
| #define | PIO_IFDR 0x24 /* Glitch Input Filter Disable */ |
| #define | PIO_IFSR 0x28 /* Glitch Input Filter Status */ |
| #define | PIO_SODR 0x30 /* Set Output Data Register */ |
| #define | PIO_CODR 0x34 /* Clear Output Data Register */ |
| #define | PIO_ODSR 0x38 /* Output Data Status Register */ |
| #define | PIO_PDSR 0x3c /* Pin Data Status Register */ |
| #define | PIO_IER 0x40 /* Interrupt Enable Register */ |
| #define | PIO_IDR 0x44 /* Interrupt Disable Register */ |
| #define | PIO_IMR 0x48 /* Interrupt Mask Register */ |
| #define | PIO_ISR 0x4c /* Interrupt Status Register */ |
| #define | PIO_MDER 0x50 /* Multi-driver Enable Register */ |
| #define | PIO_MDDR 0x54 /* Multi-driver Disable Register */ |
| #define | PIO_MDSR 0x58 /* Multi-driver Status Register */ |
| #define | PIO_PUDR 0x60 /* Pull-up Disable Register */ |
| #define | PIO_PUER 0x64 /* Pull-up Enable Register */ |
| #define | PIO_PUSR 0x68 /* Pull-up Status Register */ |
| #define | PIO_ASR 0x70 /* Peripheral A Select Register */ |
| #define | PIO_ABCDSR1 0x70 /* Peripheral ABCD Select Register 1 [some sam9 only] */ |
| #define | PIO_BSR 0x74 /* Peripheral B Select Register */ |
| #define | PIO_ABCDSR2 0x74 /* Peripheral ABCD Select Register 2 [some sam9 only] */ |
| #define | PIO_ABSR 0x78 /* AB Status Register */ |
| #define | PIO_IFSCDR 0x80 /* Input Filter Slow Clock Disable Register */ |
| #define | PIO_IFSCER 0x84 /* Input Filter Slow Clock Enable Register */ |
| #define | PIO_IFSCSR 0x88 /* Input Filter Slow Clock Status Register */ |
| #define | PIO_SCDR 0x8c /* Slow Clock Divider Debouncing Register */ |
| #define | PIO_SCDR_DIV (0x3fff << 0) /* Slow Clock Divider Mask */ |
| #define | PIO_PPDDR 0x90 /* Pad Pull-down Disable Register */ |
| #define | PIO_PPDER 0x94 /* Pad Pull-down Enable Register */ |
| #define | PIO_PPDSR 0x98 /* Pad Pull-down Status Register */ |
| #define | PIO_OWER 0xa0 /* Output Write Enable Register */ |
| #define | PIO_OWDR 0xa4 /* Output Write Disable Register */ |
| #define | PIO_OWSR 0xa8 /* Output Write Status Register */ |
| #define | PIO_AIMER 0xb0 /* Additional Interrupt Modes Enable Register */ |
| #define | PIO_AIMDR 0xb4 /* Additional Interrupt Modes Disable Register */ |
| #define | PIO_AIMMR 0xb8 /* Additional Interrupt Modes Mask Register */ |
| #define | PIO_ESR 0xc0 /* Edge Select Register */ |
| #define | PIO_LSR 0xc4 /* Level Select Register */ |
| #define | PIO_ELSR 0xc8 /* Edge/Level Status Register */ |
| #define | PIO_FELLSR 0xd0 /* Falling Edge/Low Level Select Register */ |
| #define | PIO_REHLSR 0xd4 /* Rising Edge/ High Level Select Register */ |
| #define | PIO_FRLHSR 0xd8 /* Fall/Rise - Low/High Status Register */ |
| #define | PIO_SCHMITT 0x100 /* Schmitt Trigger Register */ |
| #define | ABCDSR_PERIPH_A 0x0 |
| #define | ABCDSR_PERIPH_B 0x1 |
| #define | ABCDSR_PERIPH_C 0x2 |
| #define | ABCDSR_PERIPH_D 0x3 |
| #define ABCDSR_PERIPH_A 0x0 |
Definition at line 69 of file at91_pio.h.
| #define ABCDSR_PERIPH_B 0x1 |
Definition at line 70 of file at91_pio.h.
| #define ABCDSR_PERIPH_C 0x2 |
Definition at line 71 of file at91_pio.h.
| #define ABCDSR_PERIPH_D 0x3 |
Definition at line 72 of file at91_pio.h.
| #define PIO_ABCDSR1 0x70 /* Peripheral ABCD Select Register 1 [some sam9 only] */ |
Definition at line 43 of file at91_pio.h.
| #define PIO_ABCDSR2 0x74 /* Peripheral ABCD Select Register 2 [some sam9 only] */ |
Definition at line 45 of file at91_pio.h.
| #define PIO_ABSR 0x78 /* AB Status Register */ |
Definition at line 46 of file at91_pio.h.
| #define PIO_AIMDR 0xb4 /* Additional Interrupt Modes Disable Register */ |
Definition at line 59 of file at91_pio.h.
| #define PIO_AIMER 0xb0 /* Additional Interrupt Modes Enable Register */ |
Definition at line 58 of file at91_pio.h.
| #define PIO_AIMMR 0xb8 /* Additional Interrupt Modes Mask Register */ |
Definition at line 60 of file at91_pio.h.
| #define PIO_ASR 0x70 /* Peripheral A Select Register */ |
Definition at line 42 of file at91_pio.h.
| #define PIO_BSR 0x74 /* Peripheral B Select Register */ |
Definition at line 44 of file at91_pio.h.
| #define PIO_CODR 0x34 /* Clear Output Data Register */ |
Definition at line 29 of file at91_pio.h.
| #define PIO_ELSR 0xc8 /* Edge/Level Status Register */ |
Definition at line 63 of file at91_pio.h.
| #define PIO_ESR 0xc0 /* Edge Select Register */ |
Definition at line 61 of file at91_pio.h.
| #define PIO_FELLSR 0xd0 /* Falling Edge/Low Level Select Register */ |
Definition at line 64 of file at91_pio.h.
| #define PIO_FRLHSR 0xd8 /* Fall/Rise - Low/High Status Register */ |
Definition at line 66 of file at91_pio.h.
| #define PIO_IDR 0x44 /* Interrupt Disable Register */ |
Definition at line 33 of file at91_pio.h.
| #define PIO_IER 0x40 /* Interrupt Enable Register */ |
Definition at line 32 of file at91_pio.h.
| #define PIO_IFDR 0x24 /* Glitch Input Filter Disable */ |
Definition at line 26 of file at91_pio.h.
| #define PIO_IFER 0x20 /* Glitch Input Filter Enable */ |
Definition at line 25 of file at91_pio.h.
| #define PIO_IFSCDR 0x80 /* Input Filter Slow Clock Disable Register */ |
Definition at line 47 of file at91_pio.h.
| #define PIO_IFSCER 0x84 /* Input Filter Slow Clock Enable Register */ |
Definition at line 48 of file at91_pio.h.
| #define PIO_IFSCSR 0x88 /* Input Filter Slow Clock Status Register */ |
Definition at line 49 of file at91_pio.h.
| #define PIO_IFSR 0x28 /* Glitch Input Filter Status */ |
Definition at line 27 of file at91_pio.h.
| #define PIO_IMR 0x48 /* Interrupt Mask Register */ |
Definition at line 34 of file at91_pio.h.
| #define PIO_ISR 0x4c /* Interrupt Status Register */ |
Definition at line 35 of file at91_pio.h.
| #define PIO_LSR 0xc4 /* Level Select Register */ |
Definition at line 62 of file at91_pio.h.
| #define PIO_MDDR 0x54 /* Multi-driver Disable Register */ |
Definition at line 37 of file at91_pio.h.
| #define PIO_MDER 0x50 /* Multi-driver Enable Register */ |
Definition at line 36 of file at91_pio.h.
| #define PIO_MDSR 0x58 /* Multi-driver Status Register */ |
Definition at line 38 of file at91_pio.h.
| #define PIO_ODR 0x14 /* Output Disable Register */ |
Definition at line 23 of file at91_pio.h.
| #define PIO_ODSR 0x38 /* Output Data Status Register */ |
Definition at line 30 of file at91_pio.h.
| #define PIO_OER 0x10 /* Output Enable Register */ |
Definition at line 22 of file at91_pio.h.
| #define PIO_OSR 0x18 /* Output Status Register */ |
Definition at line 24 of file at91_pio.h.
| #define PIO_OWDR 0xa4 /* Output Write Disable Register */ |
Definition at line 56 of file at91_pio.h.
| #define PIO_OWER 0xa0 /* Output Write Enable Register */ |
Definition at line 55 of file at91_pio.h.
| #define PIO_OWSR 0xa8 /* Output Write Status Register */ |
Definition at line 57 of file at91_pio.h.
| #define PIO_PDR 0x04 /* Disable Register */ |
Definition at line 20 of file at91_pio.h.
| #define PIO_PDSR 0x3c /* Pin Data Status Register */ |
Definition at line 31 of file at91_pio.h.
| #define PIO_PER 0x00 /* Enable Register */ |
Definition at line 19 of file at91_pio.h.
| #define PIO_PPDDR 0x90 /* Pad Pull-down Disable Register */ |
Definition at line 52 of file at91_pio.h.
| #define PIO_PPDER 0x94 /* Pad Pull-down Enable Register */ |
Definition at line 53 of file at91_pio.h.
| #define PIO_PPDSR 0x98 /* Pad Pull-down Status Register */ |
Definition at line 54 of file at91_pio.h.
| #define PIO_PSR 0x08 /* Status Register */ |
Definition at line 21 of file at91_pio.h.
| #define PIO_PUDR 0x60 /* Pull-up Disable Register */ |
Definition at line 39 of file at91_pio.h.
| #define PIO_PUER 0x64 /* Pull-up Enable Register */ |
Definition at line 40 of file at91_pio.h.
| #define PIO_PUSR 0x68 /* Pull-up Status Register */ |
Definition at line 41 of file at91_pio.h.
| #define PIO_REHLSR 0xd4 /* Rising Edge/ High Level Select Register */ |
Definition at line 65 of file at91_pio.h.
| #define PIO_SCDR 0x8c /* Slow Clock Divider Debouncing Register */ |
Definition at line 50 of file at91_pio.h.
| #define PIO_SCDR_DIV (0x3fff << 0) /* Slow Clock Divider Mask */ |
Definition at line 51 of file at91_pio.h.
| #define PIO_SCHMITT 0x100 /* Schmitt Trigger Register */ |
Definition at line 67 of file at91_pio.h.
| #define PIO_SODR 0x30 /* Set Output Data Register */ |
Definition at line 28 of file at91_pio.h.
1.8.2