|
Linux Kernel
3.7.1
|
#include <linux/module.h>#include <linux/kernel.h>#include <linux/init.h>#include <linux/list.h>#include <linux/io.h>#include <linux/clk.h>#include <mach/addr-map.h>#include "common.h"#include "clock.h"Go to the source code of this file.
Macros | |
| #define | APBC_UART1 APBC_REG(0x000) |
| #define | APBC_UART2 APBC_REG(0x004) |
| #define | APBC_GPIO APBC_REG(0x008) |
| #define | APBC_PWM1 APBC_REG(0x00c) |
| #define | APBC_PWM2 APBC_REG(0x010) |
| #define | APBC_PWM3 APBC_REG(0x014) |
| #define | APBC_PWM4 APBC_REG(0x018) |
| #define | APBC_RTC APBC_REG(0x028) |
| #define | APBC_TWSI0 APBC_REG(0x02c) |
| #define | APBC_KPC APBC_REG(0x030) |
| #define | APBC_TWSI1 APBC_REG(0x06c) |
| #define | APBC_UART3 APBC_REG(0x070) |
| #define | APBC_SSP1 APBC_REG(0x81c) |
| #define | APBC_SSP2 APBC_REG(0x820) |
| #define | APBC_SSP3 APBC_REG(0x84c) |
| #define | APBC_SSP4 APBC_REG(0x858) |
| #define | APBC_SSP5 APBC_REG(0x85c) |
| #define | APMU_NAND APMU_REG(0x060) |
| #define | APMU_LCD APMU_REG(0x04c) |
| #define | APMU_ETH APMU_REG(0x0fc) |
| #define | APMU_USB APMU_REG(0x05c) |
Functions | |
| void __init | pxa168_clk_init (void) |
| #define APBC_GPIO APBC_REG(0x008) |
Definition at line 18 of file clock-pxa168.c.
| #define APBC_KPC APBC_REG(0x030) |
Definition at line 25 of file clock-pxa168.c.
| #define APBC_PWM1 APBC_REG(0x00c) |
Definition at line 19 of file clock-pxa168.c.
| #define APBC_PWM2 APBC_REG(0x010) |
Definition at line 20 of file clock-pxa168.c.
| #define APBC_PWM3 APBC_REG(0x014) |
Definition at line 21 of file clock-pxa168.c.
| #define APBC_PWM4 APBC_REG(0x018) |
Definition at line 22 of file clock-pxa168.c.
| #define APBC_RTC APBC_REG(0x028) |
Definition at line 23 of file clock-pxa168.c.
| #define APBC_SSP1 APBC_REG(0x81c) |
Definition at line 28 of file clock-pxa168.c.
| #define APBC_SSP2 APBC_REG(0x820) |
Definition at line 29 of file clock-pxa168.c.
| #define APBC_SSP3 APBC_REG(0x84c) |
Definition at line 30 of file clock-pxa168.c.
| #define APBC_SSP4 APBC_REG(0x858) |
Definition at line 31 of file clock-pxa168.c.
| #define APBC_SSP5 APBC_REG(0x85c) |
Definition at line 32 of file clock-pxa168.c.
| #define APBC_TWSI0 APBC_REG(0x02c) |
Definition at line 24 of file clock-pxa168.c.
| #define APBC_TWSI1 APBC_REG(0x06c) |
Definition at line 26 of file clock-pxa168.c.
| #define APBC_UART1 APBC_REG(0x000) |
Definition at line 16 of file clock-pxa168.c.
| #define APBC_UART2 APBC_REG(0x004) |
Definition at line 17 of file clock-pxa168.c.
| #define APBC_UART3 APBC_REG(0x070) |
Definition at line 27 of file clock-pxa168.c.
| #define APMU_ETH APMU_REG(0x0fc) |
Definition at line 36 of file clock-pxa168.c.
| #define APMU_LCD APMU_REG(0x04c) |
Definition at line 35 of file clock-pxa168.c.
| #define APMU_NAND APMU_REG(0x060) |
Definition at line 34 of file clock-pxa168.c.
| #define APMU_USB APMU_REG(0x05c) |
Definition at line 37 of file clock-pxa168.c.
Definition at line 88 of file clock-pxa168.c.
1.8.2