Linux Kernel
3.7.1
|
Go to the source code of this file.
Macros | |
#define | CVMX_NPEI_BAR1_INDEXX(offset) (0x0000000000000000ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_BIST_STATUS (0x0000000000000580ull) |
#define | CVMX_NPEI_BIST_STATUS2 (0x0000000000000680ull) |
#define | CVMX_NPEI_CTL_PORT0 (0x0000000000000250ull) |
#define | CVMX_NPEI_CTL_PORT1 (0x0000000000000260ull) |
#define | CVMX_NPEI_CTL_STATUS (0x0000000000000570ull) |
#define | CVMX_NPEI_CTL_STATUS2 (0x0000000000003C00ull) |
#define | CVMX_NPEI_DATA_OUT_CNT (0x00000000000005F0ull) |
#define | CVMX_NPEI_DBG_DATA (0x0000000000000510ull) |
#define | CVMX_NPEI_DBG_SELECT (0x0000000000000500ull) |
#define | CVMX_NPEI_DMA0_INT_LEVEL (0x00000000000005C0ull) |
#define | CVMX_NPEI_DMA1_INT_LEVEL (0x00000000000005D0ull) |
#define | CVMX_NPEI_DMAX_COUNTS(offset) (0x0000000000000450ull + ((offset) & 7) * 16) |
#define | CVMX_NPEI_DMAX_DBELL(offset) (0x00000000000003B0ull + ((offset) & 7) * 16) |
#define | CVMX_NPEI_DMAX_IBUFF_SADDR(offset) (0x0000000000000400ull + ((offset) & 7) * 16) |
#define | CVMX_NPEI_DMAX_NADDR(offset) (0x00000000000004A0ull + ((offset) & 7) * 16) |
#define | CVMX_NPEI_DMA_CNTS (0x00000000000005E0ull) |
#define | CVMX_NPEI_DMA_CONTROL (0x00000000000003A0ull) |
#define | CVMX_NPEI_DMA_PCIE_REQ_NUM (0x00000000000005B0ull) |
#define | CVMX_NPEI_DMA_STATE1 (0x00000000000006C0ull) |
#define | CVMX_NPEI_DMA_STATE1_P1 (0x0000000000000680ull) |
#define | CVMX_NPEI_DMA_STATE2 (0x00000000000006D0ull) |
#define | CVMX_NPEI_DMA_STATE2_P1 (0x0000000000000690ull) |
#define | CVMX_NPEI_DMA_STATE3_P1 (0x00000000000006A0ull) |
#define | CVMX_NPEI_DMA_STATE4_P1 (0x00000000000006B0ull) |
#define | CVMX_NPEI_DMA_STATE5_P1 (0x00000000000006C0ull) |
#define | CVMX_NPEI_INT_A_ENB (0x0000000000000560ull) |
#define | CVMX_NPEI_INT_A_ENB2 (0x0000000000003CE0ull) |
#define | CVMX_NPEI_INT_A_SUM (0x0000000000000550ull) |
#define | CVMX_NPEI_INT_ENB (0x0000000000000540ull) |
#define | CVMX_NPEI_INT_ENB2 (0x0000000000003CD0ull) |
#define | CVMX_NPEI_INT_INFO (0x0000000000000590ull) |
#define | CVMX_NPEI_INT_SUM (0x0000000000000530ull) |
#define | CVMX_NPEI_INT_SUM2 (0x0000000000003CC0ull) |
#define | CVMX_NPEI_LAST_WIN_RDATA0 (0x0000000000000600ull) |
#define | CVMX_NPEI_LAST_WIN_RDATA1 (0x0000000000000610ull) |
#define | CVMX_NPEI_MEM_ACCESS_CTL (0x00000000000004F0ull) |
#define | CVMX_NPEI_MEM_ACCESS_SUBIDX(offset) (0x0000000000000280ull + ((offset) & 31) * 16 - 16*12) |
#define | CVMX_NPEI_MSI_ENB0 (0x0000000000003C50ull) |
#define | CVMX_NPEI_MSI_ENB1 (0x0000000000003C60ull) |
#define | CVMX_NPEI_MSI_ENB2 (0x0000000000003C70ull) |
#define | CVMX_NPEI_MSI_ENB3 (0x0000000000003C80ull) |
#define | CVMX_NPEI_MSI_RCV0 (0x0000000000003C10ull) |
#define | CVMX_NPEI_MSI_RCV1 (0x0000000000003C20ull) |
#define | CVMX_NPEI_MSI_RCV2 (0x0000000000003C30ull) |
#define | CVMX_NPEI_MSI_RCV3 (0x0000000000003C40ull) |
#define | CVMX_NPEI_MSI_RD_MAP (0x0000000000003CA0ull) |
#define | CVMX_NPEI_MSI_W1C_ENB0 (0x0000000000003CF0ull) |
#define | CVMX_NPEI_MSI_W1C_ENB1 (0x0000000000003D00ull) |
#define | CVMX_NPEI_MSI_W1C_ENB2 (0x0000000000003D10ull) |
#define | CVMX_NPEI_MSI_W1C_ENB3 (0x0000000000003D20ull) |
#define | CVMX_NPEI_MSI_W1S_ENB0 (0x0000000000003D30ull) |
#define | CVMX_NPEI_MSI_W1S_ENB1 (0x0000000000003D40ull) |
#define | CVMX_NPEI_MSI_W1S_ENB2 (0x0000000000003D50ull) |
#define | CVMX_NPEI_MSI_W1S_ENB3 (0x0000000000003D60ull) |
#define | CVMX_NPEI_MSI_WR_MAP (0x0000000000003C90ull) |
#define | CVMX_NPEI_PCIE_CREDIT_CNT (0x0000000000003D70ull) |
#define | CVMX_NPEI_PCIE_MSI_RCV (0x0000000000003CB0ull) |
#define | CVMX_NPEI_PCIE_MSI_RCV_B1 (0x0000000000000650ull) |
#define | CVMX_NPEI_PCIE_MSI_RCV_B2 (0x0000000000000660ull) |
#define | CVMX_NPEI_PCIE_MSI_RCV_B3 (0x0000000000000670ull) |
#define | CVMX_NPEI_PKTX_CNTS(offset) (0x0000000000002400ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKTX_INSTR_BADDR(offset) (0x0000000000002800ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKTX_INSTR_BAOFF_DBELL(offset) (0x0000000000002C00ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKTX_INSTR_FIFO_RSIZE(offset) (0x0000000000003000ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKTX_INSTR_HEADER(offset) (0x0000000000003400ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKTX_IN_BP(offset) (0x0000000000003800ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKTX_SLIST_BADDR(offset) (0x0000000000001400ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKTX_SLIST_BAOFF_DBELL(offset) (0x0000000000001800ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKTX_SLIST_FIFO_RSIZE(offset) (0x0000000000001C00ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKT_CNT_INT (0x0000000000001110ull) |
#define | CVMX_NPEI_PKT_CNT_INT_ENB (0x0000000000001130ull) |
#define | CVMX_NPEI_PKT_DATA_OUT_ES (0x00000000000010B0ull) |
#define | CVMX_NPEI_PKT_DATA_OUT_NS (0x00000000000010A0ull) |
#define | CVMX_NPEI_PKT_DATA_OUT_ROR (0x0000000000001090ull) |
#define | CVMX_NPEI_PKT_DPADDR (0x0000000000001080ull) |
#define | CVMX_NPEI_PKT_INPUT_CONTROL (0x0000000000001150ull) |
#define | CVMX_NPEI_PKT_INSTR_ENB (0x0000000000001000ull) |
#define | CVMX_NPEI_PKT_INSTR_RD_SIZE (0x0000000000001190ull) |
#define | CVMX_NPEI_PKT_INSTR_SIZE (0x0000000000001020ull) |
#define | CVMX_NPEI_PKT_INT_LEVELS (0x0000000000001100ull) |
#define | CVMX_NPEI_PKT_IN_BP (0x00000000000006B0ull) |
#define | CVMX_NPEI_PKT_IN_DONEX_CNTS(offset) (0x0000000000002000ull + ((offset) & 31) * 16) |
#define | CVMX_NPEI_PKT_IN_INSTR_COUNTS (0x00000000000006A0ull) |
#define | CVMX_NPEI_PKT_IN_PCIE_PORT (0x00000000000011A0ull) |
#define | CVMX_NPEI_PKT_IPTR (0x0000000000001070ull) |
#define | CVMX_NPEI_PKT_OUTPUT_WMARK (0x0000000000001160ull) |
#define | CVMX_NPEI_PKT_OUT_BMODE (0x00000000000010D0ull) |
#define | CVMX_NPEI_PKT_OUT_ENB (0x0000000000001010ull) |
#define | CVMX_NPEI_PKT_PCIE_PORT (0x00000000000010E0ull) |
#define | CVMX_NPEI_PKT_PORT_IN_RST (0x0000000000000690ull) |
#define | CVMX_NPEI_PKT_SLIST_ES (0x0000000000001050ull) |
#define | CVMX_NPEI_PKT_SLIST_ID_SIZE (0x0000000000001180ull) |
#define | CVMX_NPEI_PKT_SLIST_NS (0x0000000000001040ull) |
#define | CVMX_NPEI_PKT_SLIST_ROR (0x0000000000001030ull) |
#define | CVMX_NPEI_PKT_TIME_INT (0x0000000000001120ull) |
#define | CVMX_NPEI_PKT_TIME_INT_ENB (0x0000000000001140ull) |
#define | CVMX_NPEI_RSL_INT_BLOCKS (0x0000000000000520ull) |
#define | CVMX_NPEI_SCRATCH_1 (0x0000000000000270ull) |
#define | CVMX_NPEI_STATE1 (0x0000000000000620ull) |
#define | CVMX_NPEI_STATE2 (0x0000000000000630ull) |
#define | CVMX_NPEI_STATE3 (0x0000000000000640ull) |
#define | CVMX_NPEI_WINDOW_CTL (0x0000000000000380ull) |
#define | CVMX_NPEI_WIN_RD_ADDR (0x0000000000000210ull) |
#define | CVMX_NPEI_WIN_RD_DATA (0x0000000000000240ull) |
#define | CVMX_NPEI_WIN_WR_ADDR (0x0000000000000200ull) |
#define | CVMX_NPEI_WIN_WR_DATA (0x0000000000000220ull) |
#define | CVMX_NPEI_WIN_WR_MASK (0x0000000000000230ull) |
#define CVMX_NPEI_BAR1_INDEXX | ( | offset | ) | (0x0000000000000000ull + ((offset) & 31) * 16) |
Definition at line 31 of file cvmx-npei-defs.h.
#define CVMX_NPEI_BIST_STATUS (0x0000000000000580ull) |
Definition at line 32 of file cvmx-npei-defs.h.
#define CVMX_NPEI_BIST_STATUS2 (0x0000000000000680ull) |
Definition at line 33 of file cvmx-npei-defs.h.
#define CVMX_NPEI_CTL_PORT0 (0x0000000000000250ull) |
Definition at line 34 of file cvmx-npei-defs.h.
#define CVMX_NPEI_CTL_PORT1 (0x0000000000000260ull) |
Definition at line 35 of file cvmx-npei-defs.h.
#define CVMX_NPEI_CTL_STATUS (0x0000000000000570ull) |
Definition at line 36 of file cvmx-npei-defs.h.
#define CVMX_NPEI_CTL_STATUS2 (0x0000000000003C00ull) |
Definition at line 37 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DATA_OUT_CNT (0x00000000000005F0ull) |
Definition at line 38 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DBG_DATA (0x0000000000000510ull) |
Definition at line 39 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DBG_SELECT (0x0000000000000500ull) |
Definition at line 40 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA0_INT_LEVEL (0x00000000000005C0ull) |
Definition at line 41 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA1_INT_LEVEL (0x00000000000005D0ull) |
Definition at line 42 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_CNTS (0x00000000000005E0ull) |
Definition at line 47 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_CONTROL (0x00000000000003A0ull) |
Definition at line 48 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_PCIE_REQ_NUM (0x00000000000005B0ull) |
Definition at line 49 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_STATE1 (0x00000000000006C0ull) |
Definition at line 50 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_STATE1_P1 (0x0000000000000680ull) |
Definition at line 51 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_STATE2 (0x00000000000006D0ull) |
Definition at line 52 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_STATE2_P1 (0x0000000000000690ull) |
Definition at line 53 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_STATE3_P1 (0x00000000000006A0ull) |
Definition at line 54 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_STATE4_P1 (0x00000000000006B0ull) |
Definition at line 55 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMA_STATE5_P1 (0x00000000000006C0ull) |
Definition at line 56 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMAX_COUNTS | ( | offset | ) | (0x0000000000000450ull + ((offset) & 7) * 16) |
Definition at line 43 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMAX_DBELL | ( | offset | ) | (0x00000000000003B0ull + ((offset) & 7) * 16) |
Definition at line 44 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMAX_IBUFF_SADDR | ( | offset | ) | (0x0000000000000400ull + ((offset) & 7) * 16) |
Definition at line 45 of file cvmx-npei-defs.h.
#define CVMX_NPEI_DMAX_NADDR | ( | offset | ) | (0x00000000000004A0ull + ((offset) & 7) * 16) |
Definition at line 46 of file cvmx-npei-defs.h.
#define CVMX_NPEI_INT_A_ENB (0x0000000000000560ull) |
Definition at line 57 of file cvmx-npei-defs.h.
#define CVMX_NPEI_INT_A_ENB2 (0x0000000000003CE0ull) |
Definition at line 58 of file cvmx-npei-defs.h.
#define CVMX_NPEI_INT_A_SUM (0x0000000000000550ull) |
Definition at line 59 of file cvmx-npei-defs.h.
#define CVMX_NPEI_INT_ENB (0x0000000000000540ull) |
Definition at line 60 of file cvmx-npei-defs.h.
#define CVMX_NPEI_INT_ENB2 (0x0000000000003CD0ull) |
Definition at line 61 of file cvmx-npei-defs.h.
#define CVMX_NPEI_INT_INFO (0x0000000000000590ull) |
Definition at line 62 of file cvmx-npei-defs.h.
#define CVMX_NPEI_INT_SUM (0x0000000000000530ull) |
Definition at line 63 of file cvmx-npei-defs.h.
#define CVMX_NPEI_INT_SUM2 (0x0000000000003CC0ull) |
Definition at line 64 of file cvmx-npei-defs.h.
#define CVMX_NPEI_LAST_WIN_RDATA0 (0x0000000000000600ull) |
Definition at line 65 of file cvmx-npei-defs.h.
#define CVMX_NPEI_LAST_WIN_RDATA1 (0x0000000000000610ull) |
Definition at line 66 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MEM_ACCESS_CTL (0x00000000000004F0ull) |
Definition at line 67 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MEM_ACCESS_SUBIDX | ( | offset | ) | (0x0000000000000280ull + ((offset) & 31) * 16 - 16*12) |
Definition at line 68 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_ENB0 (0x0000000000003C50ull) |
Definition at line 69 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_ENB1 (0x0000000000003C60ull) |
Definition at line 70 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_ENB2 (0x0000000000003C70ull) |
Definition at line 71 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_ENB3 (0x0000000000003C80ull) |
Definition at line 72 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_RCV0 (0x0000000000003C10ull) |
Definition at line 73 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_RCV1 (0x0000000000003C20ull) |
Definition at line 74 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_RCV2 (0x0000000000003C30ull) |
Definition at line 75 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_RCV3 (0x0000000000003C40ull) |
Definition at line 76 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_RD_MAP (0x0000000000003CA0ull) |
Definition at line 77 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_W1C_ENB0 (0x0000000000003CF0ull) |
Definition at line 78 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_W1C_ENB1 (0x0000000000003D00ull) |
Definition at line 79 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_W1C_ENB2 (0x0000000000003D10ull) |
Definition at line 80 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_W1C_ENB3 (0x0000000000003D20ull) |
Definition at line 81 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_W1S_ENB0 (0x0000000000003D30ull) |
Definition at line 82 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_W1S_ENB1 (0x0000000000003D40ull) |
Definition at line 83 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_W1S_ENB2 (0x0000000000003D50ull) |
Definition at line 84 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_W1S_ENB3 (0x0000000000003D60ull) |
Definition at line 85 of file cvmx-npei-defs.h.
#define CVMX_NPEI_MSI_WR_MAP (0x0000000000003C90ull) |
Definition at line 86 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PCIE_CREDIT_CNT (0x0000000000003D70ull) |
Definition at line 87 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PCIE_MSI_RCV (0x0000000000003CB0ull) |
Definition at line 88 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PCIE_MSI_RCV_B1 (0x0000000000000650ull) |
Definition at line 89 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PCIE_MSI_RCV_B2 (0x0000000000000660ull) |
Definition at line 90 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PCIE_MSI_RCV_B3 (0x0000000000000670ull) |
Definition at line 91 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_CNT_INT (0x0000000000001110ull) |
Definition at line 101 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_CNT_INT_ENB (0x0000000000001130ull) |
Definition at line 102 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_DATA_OUT_ES (0x00000000000010B0ull) |
Definition at line 103 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_DATA_OUT_NS (0x00000000000010A0ull) |
Definition at line 104 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_DATA_OUT_ROR (0x0000000000001090ull) |
Definition at line 105 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_DPADDR (0x0000000000001080ull) |
Definition at line 106 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_IN_BP (0x00000000000006B0ull) |
Definition at line 112 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_IN_DONEX_CNTS | ( | offset | ) | (0x0000000000002000ull + ((offset) & 31) * 16) |
Definition at line 113 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_IN_INSTR_COUNTS (0x00000000000006A0ull) |
Definition at line 114 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_IN_PCIE_PORT (0x00000000000011A0ull) |
Definition at line 115 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_INPUT_CONTROL (0x0000000000001150ull) |
Definition at line 107 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_INSTR_ENB (0x0000000000001000ull) |
Definition at line 108 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_INSTR_RD_SIZE (0x0000000000001190ull) |
Definition at line 109 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_INSTR_SIZE (0x0000000000001020ull) |
Definition at line 110 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_INT_LEVELS (0x0000000000001100ull) |
Definition at line 111 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_IPTR (0x0000000000001070ull) |
Definition at line 116 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_OUT_BMODE (0x00000000000010D0ull) |
Definition at line 118 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_OUT_ENB (0x0000000000001010ull) |
Definition at line 119 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_OUTPUT_WMARK (0x0000000000001160ull) |
Definition at line 117 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_PCIE_PORT (0x00000000000010E0ull) |
Definition at line 120 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_PORT_IN_RST (0x0000000000000690ull) |
Definition at line 121 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_SLIST_ES (0x0000000000001050ull) |
Definition at line 122 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_SLIST_ID_SIZE (0x0000000000001180ull) |
Definition at line 123 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_SLIST_NS (0x0000000000001040ull) |
Definition at line 124 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_SLIST_ROR (0x0000000000001030ull) |
Definition at line 125 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_TIME_INT (0x0000000000001120ull) |
Definition at line 126 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKT_TIME_INT_ENB (0x0000000000001140ull) |
Definition at line 127 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_CNTS | ( | offset | ) | (0x0000000000002400ull + ((offset) & 31) * 16) |
Definition at line 92 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_IN_BP | ( | offset | ) | (0x0000000000003800ull + ((offset) & 31) * 16) |
Definition at line 97 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_INSTR_BADDR | ( | offset | ) | (0x0000000000002800ull + ((offset) & 31) * 16) |
Definition at line 93 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_INSTR_BAOFF_DBELL | ( | offset | ) | (0x0000000000002C00ull + ((offset) & 31) * 16) |
Definition at line 94 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_INSTR_FIFO_RSIZE | ( | offset | ) | (0x0000000000003000ull + ((offset) & 31) * 16) |
Definition at line 95 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_INSTR_HEADER | ( | offset | ) | (0x0000000000003400ull + ((offset) & 31) * 16) |
Definition at line 96 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_SLIST_BADDR | ( | offset | ) | (0x0000000000001400ull + ((offset) & 31) * 16) |
Definition at line 98 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_SLIST_BAOFF_DBELL | ( | offset | ) | (0x0000000000001800ull + ((offset) & 31) * 16) |
Definition at line 99 of file cvmx-npei-defs.h.
#define CVMX_NPEI_PKTX_SLIST_FIFO_RSIZE | ( | offset | ) | (0x0000000000001C00ull + ((offset) & 31) * 16) |
Definition at line 100 of file cvmx-npei-defs.h.
#define CVMX_NPEI_RSL_INT_BLOCKS (0x0000000000000520ull) |
Definition at line 128 of file cvmx-npei-defs.h.
#define CVMX_NPEI_SCRATCH_1 (0x0000000000000270ull) |
Definition at line 129 of file cvmx-npei-defs.h.
#define CVMX_NPEI_STATE1 (0x0000000000000620ull) |
Definition at line 130 of file cvmx-npei-defs.h.
#define CVMX_NPEI_STATE2 (0x0000000000000630ull) |
Definition at line 131 of file cvmx-npei-defs.h.
#define CVMX_NPEI_STATE3 (0x0000000000000640ull) |
Definition at line 132 of file cvmx-npei-defs.h.
#define CVMX_NPEI_WIN_RD_ADDR (0x0000000000000210ull) |
Definition at line 134 of file cvmx-npei-defs.h.
#define CVMX_NPEI_WIN_RD_DATA (0x0000000000000240ull) |
Definition at line 135 of file cvmx-npei-defs.h.
#define CVMX_NPEI_WIN_WR_ADDR (0x0000000000000200ull) |
Definition at line 136 of file cvmx-npei-defs.h.
#define CVMX_NPEI_WIN_WR_DATA (0x0000000000000220ull) |
Definition at line 137 of file cvmx-npei-defs.h.
#define CVMX_NPEI_WIN_WR_MASK (0x0000000000000230ull) |
Definition at line 138 of file cvmx-npei-defs.h.
#define CVMX_NPEI_WINDOW_CTL (0x0000000000000380ull) |
Definition at line 133 of file cvmx-npei-defs.h.