Linux Kernel
3.7.1
|
#include "defBF516.h"
Go to the source code of this file.
Macros | |
#define | EMAC_PTP_CTL 0xFFC030A0 /* PTP Block Control */ |
#define | EMAC_PTP_IE 0xFFC030A4 /* PTP Block Interrupt Enable */ |
#define | EMAC_PTP_ISTAT 0xFFC030A8 /* PTP Block Interrupt Status */ |
#define | EMAC_PTP_FOFF 0xFFC030AC /* PTP Filter offset Register */ |
#define | EMAC_PTP_FV1 0xFFC030B0 /* PTP Filter Value Register 1 */ |
#define | EMAC_PTP_FV2 0xFFC030B4 /* PTP Filter Value Register 2 */ |
#define | EMAC_PTP_FV3 0xFFC030B8 /* PTP Filter Value Register 3 */ |
#define | EMAC_PTP_ADDEND 0xFFC030BC /* PTP Addend for Frequency Compensation */ |
#define | EMAC_PTP_ACCR 0xFFC030C0 /* PTP Accumulator for Frequency Compensation */ |
#define | EMAC_PTP_OFFSET 0xFFC030C4 /* PTP Time Offset Register */ |
#define | EMAC_PTP_TIMELO 0xFFC030C8 /* PTP Precision Clock Time Low */ |
#define | EMAC_PTP_TIMEHI 0xFFC030CC /* PTP Precision Clock Time High */ |
#define | EMAC_PTP_RXSNAPLO 0xFFC030D0 /* PTP Receive Snapshot Register Low */ |
#define | EMAC_PTP_RXSNAPHI 0xFFC030D4 /* PTP Receive Snapshot Register High */ |
#define | EMAC_PTP_TXSNAPLO 0xFFC030D8 /* PTP Transmit Snapshot Register Low */ |
#define | EMAC_PTP_TXSNAPHI 0xFFC030DC /* PTP Transmit Snapshot Register High */ |
#define | EMAC_PTP_ALARMLO 0xFFC030E0 /* PTP Alarm time Low */ |
#define | EMAC_PTP_ALARMHI 0xFFC030E4 /* PTP Alarm time High */ |
#define | EMAC_PTP_ID_OFF 0xFFC030E8 /* PTP Capture ID offset register */ |
#define | EMAC_PTP_ID_SNAP 0xFFC030EC /* PTP Capture ID register */ |
#define | EMAC_PTP_PPS_STARTLO 0xFFC030F0 /* PPS Start Time Low */ |
#define | EMAC_PTP_PPS_STARTHI 0xFFC030F4 /* PPS Start Time High */ |
#define | EMAC_PTP_PPS_PERIOD 0xFFC030F8 /* PPS Count Register */ |
#define | PTP_EN 0x1 /* Enable the PTP_TSYNC module */ |
#define | TL 0x2 /* Timestamp lock control */ |
#define | ASEN 0x10 /* Auxiliary snapshot control */ |
#define | PPSEN 0x80 /* Pulse-per-second (PPS) control */ |
#define | CKOEN 0x2000 /* Clock output control */ |
#define | ALIE 0x1 /* Alarm interrupt enable */ |
#define | RXEIE 0x2 /* Receive event interrupt enable */ |
#define | RXGIE 0x4 /* Receive general interrupt enable */ |
#define | TXIE 0x8 /* Transmit interrupt enable */ |
#define | RXOVE 0x10 /* Receive overrun error interrupt enable */ |
#define | TXOVE 0x20 /* Transmit overrun error interrupt enable */ |
#define | ASIE 0x40 /* Auxiliary snapshot interrupt enable */ |
#define | ALS 0x1 /* Alarm status */ |
#define | RXEL 0x2 /* Receive event interrupt status */ |
#define | RXGL 0x4 /* Receive general interrupt status */ |
#define | TXTL 0x8 /* Transmit snapshot status */ |
#define | RXOV 0x10 /* Receive snapshot overrun status */ |
#define | TXOV 0x20 /* Transmit snapshot overrun status */ |
#define | ASL 0x40 /* Auxiliary snapshot interrupt status */ |
#define ALIE 0x1 /* Alarm interrupt enable */ |
Definition at line 49 of file defBF518.h.
#define ALS 0x1 /* Alarm status */ |
Definition at line 59 of file defBF518.h.
#define ASEN 0x10 /* Auxiliary snapshot control */ |
Definition at line 43 of file defBF518.h.
#define ASIE 0x40 /* Auxiliary snapshot interrupt enable */ |
Definition at line 55 of file defBF518.h.
#define ASL 0x40 /* Auxiliary snapshot interrupt status */ |
Definition at line 65 of file defBF518.h.
#define CKOEN 0x2000 /* Clock output control */ |
Definition at line 45 of file defBF518.h.
#define EMAC_PTP_ACCR 0xFFC030C0 /* PTP Accumulator for Frequency Compensation */ |
Definition at line 23 of file defBF518.h.
#define EMAC_PTP_ADDEND 0xFFC030BC /* PTP Addend for Frequency Compensation */ |
Definition at line 22 of file defBF518.h.
#define EMAC_PTP_ALARMHI 0xFFC030E4 /* PTP Alarm time High */ |
Definition at line 32 of file defBF518.h.
#define EMAC_PTP_ALARMLO 0xFFC030E0 /* PTP Alarm time Low */ |
Definition at line 31 of file defBF518.h.
#define EMAC_PTP_CTL 0xFFC030A0 /* PTP Block Control */ |
Definition at line 15 of file defBF518.h.
#define EMAC_PTP_FOFF 0xFFC030AC /* PTP Filter offset Register */ |
Definition at line 18 of file defBF518.h.
#define EMAC_PTP_FV1 0xFFC030B0 /* PTP Filter Value Register 1 */ |
Definition at line 19 of file defBF518.h.
#define EMAC_PTP_FV2 0xFFC030B4 /* PTP Filter Value Register 2 */ |
Definition at line 20 of file defBF518.h.
#define EMAC_PTP_FV3 0xFFC030B8 /* PTP Filter Value Register 3 */ |
Definition at line 21 of file defBF518.h.
#define EMAC_PTP_ID_OFF 0xFFC030E8 /* PTP Capture ID offset register */ |
Definition at line 33 of file defBF518.h.
#define EMAC_PTP_ID_SNAP 0xFFC030EC /* PTP Capture ID register */ |
Definition at line 34 of file defBF518.h.
#define EMAC_PTP_IE 0xFFC030A4 /* PTP Block Interrupt Enable */ |
Definition at line 16 of file defBF518.h.
#define EMAC_PTP_ISTAT 0xFFC030A8 /* PTP Block Interrupt Status */ |
Definition at line 17 of file defBF518.h.
#define EMAC_PTP_OFFSET 0xFFC030C4 /* PTP Time Offset Register */ |
Definition at line 24 of file defBF518.h.
#define EMAC_PTP_PPS_PERIOD 0xFFC030F8 /* PPS Count Register */ |
Definition at line 37 of file defBF518.h.
#define EMAC_PTP_PPS_STARTHI 0xFFC030F4 /* PPS Start Time High */ |
Definition at line 36 of file defBF518.h.
#define EMAC_PTP_PPS_STARTLO 0xFFC030F0 /* PPS Start Time Low */ |
Definition at line 35 of file defBF518.h.
#define EMAC_PTP_RXSNAPHI 0xFFC030D4 /* PTP Receive Snapshot Register High */ |
Definition at line 28 of file defBF518.h.
#define EMAC_PTP_RXSNAPLO 0xFFC030D0 /* PTP Receive Snapshot Register Low */ |
Definition at line 27 of file defBF518.h.
#define EMAC_PTP_TIMEHI 0xFFC030CC /* PTP Precision Clock Time High */ |
Definition at line 26 of file defBF518.h.
#define EMAC_PTP_TIMELO 0xFFC030C8 /* PTP Precision Clock Time Low */ |
Definition at line 25 of file defBF518.h.
#define EMAC_PTP_TXSNAPHI 0xFFC030DC /* PTP Transmit Snapshot Register High */ |
Definition at line 30 of file defBF518.h.
#define EMAC_PTP_TXSNAPLO 0xFFC030D8 /* PTP Transmit Snapshot Register Low */ |
Definition at line 29 of file defBF518.h.
#define PPSEN 0x80 /* Pulse-per-second (PPS) control */ |
Definition at line 44 of file defBF518.h.
#define PTP_EN 0x1 /* Enable the PTP_TSYNC module */ |
Definition at line 41 of file defBF518.h.
#define RXEIE 0x2 /* Receive event interrupt enable */ |
Definition at line 50 of file defBF518.h.
#define RXEL 0x2 /* Receive event interrupt status */ |
Definition at line 60 of file defBF518.h.
#define RXGIE 0x4 /* Receive general interrupt enable */ |
Definition at line 51 of file defBF518.h.
#define RXGL 0x4 /* Receive general interrupt status */ |
Definition at line 61 of file defBF518.h.
#define RXOV 0x10 /* Receive snapshot overrun status */ |
Definition at line 63 of file defBF518.h.
#define RXOVE 0x10 /* Receive overrun error interrupt enable */ |
Definition at line 53 of file defBF518.h.
#define TL 0x2 /* Timestamp lock control */ |
Definition at line 42 of file defBF518.h.
#define TXIE 0x8 /* Transmit interrupt enable */ |
Definition at line 52 of file defBF518.h.
#define TXOV 0x20 /* Transmit snapshot overrun status */ |
Definition at line 64 of file defBF518.h.
#define TXOVE 0x20 /* Transmit overrun error interrupt enable */ |
Definition at line 54 of file defBF518.h.
#define TXTL 0x8 /* Transmit snapshot status */ |
Definition at line 62 of file defBF518.h.