vga.c

Go to the documentation of this file.

/*
 * Copyright 2012 Red Hat Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Ben Skeggs
 */

#include <core/subdev.h>
#include <core/device.h>
#include <subdev/vga.h>

u8
nv_rdport(void *obj, int head, u16 port)
{
    struct nouveau_device *device = nv_device(obj);

    if (device->card_type >= NV_50)
        return nv_rd08(obj, 0x601000 + port);

    if (port == 0x03c0 || port == 0x03c1 || /* AR */
        port == 0x03c2 || port == 0x03da || /* INP0 */
        port == 0x03d4 || port == 0x03d5)   /* CR */
        return nv_rd08(obj, 0x601000 + (head * 0x2000) + port);

    if (port == 0x03c2 || port == 0x03cc || /* MISC */
        port == 0x03c4 || port == 0x03c5 || /* SR */
        port == 0x03ce || port == 0x03cf) { /* GR */
        if (device->card_type < NV_40)
            head = 0; /* CR44 selects head */
        return nv_rd08(obj, 0x0c0000 + (head * 0x2000) + port);
    }

    nv_error(obj, "unknown vga port 0x%04x\n", port);
    return 0x00;
}

void
nv_wrport(void *obj, int head, u16 port, u8 data)
{
    struct nouveau_device *device = nv_device(obj);

    if (device->card_type >= NV_50)
        nv_wr08(obj, 0x601000 + port, data);
    else
    if (port == 0x03c0 || port == 0x03c1 || /* AR */
        port == 0x03c2 || port == 0x03da || /* INP0 */
        port == 0x03d4 || port == 0x03d5)   /* CR */
        nv_wr08(obj, 0x601000 + (head * 0x2000) + port, data);
    else
    if (port == 0x03c2 || port == 0x03cc || /* MISC */
        port == 0x03c4 || port == 0x03c5 || /* SR */
        port == 0x03ce || port == 0x03cf) { /* GR */
        if (device->card_type < NV_40)
            head = 0; /* CR44 selects head */
        nv_wr08(obj, 0x0c0000 + (head * 0x2000) + port, data);
    } else
        nv_error(obj, "unknown vga port 0x%04x\n", port);
}

u8
nv_rdvgas(void *obj, int head, u8 index)
{
    nv_wrport(obj, head, 0x03c4, index);
    return nv_rdport(obj, head, 0x03c5);
}

void
nv_wrvgas(void *obj, int head, u8 index, u8 value)
{
    nv_wrport(obj, head, 0x03c4, index);
    nv_wrport(obj, head, 0x03c5, value);
}

u8
nv_rdvgag(void *obj, int head, u8 index)
{
    nv_wrport(obj, head, 0x03ce, index);
    return nv_rdport(obj, head, 0x03cf);
}

void
nv_wrvgag(void *obj, int head, u8 index, u8 value)
{
    nv_wrport(obj, head, 0x03ce, index);
    nv_wrport(obj, head, 0x03cf, value);
}

u8
nv_rdvgac(void *obj, int head, u8 index)
{
    nv_wrport(obj, head, 0x03d4, index);
    return nv_rdport(obj, head, 0x03d5);
}

void
nv_wrvgac(void *obj, int head, u8 index, u8 value)
{
    nv_wrport(obj, head, 0x03d4, index);
    nv_wrport(obj, head, 0x03d5, value);
}

u8
nv_rdvgai(void *obj, int head, u16 port, u8 index)
{
    if (port == 0x03c4) return nv_rdvgas(obj, head, index);
    if (port == 0x03ce) return nv_rdvgag(obj, head, index);
    if (port == 0x03d4) return nv_rdvgac(obj, head, index);
    nv_error(obj, "unknown indexed vga port 0x%04x\n", port);
    return 0x00;
}

void
nv_wrvgai(void *obj, int head, u16 port, u8 index, u8 value)
{
    if      (port == 0x03c4) nv_wrvgas(obj, head, index, value);
    else if (port == 0x03ce) nv_wrvgag(obj, head, index, value);
    else if (port == 0x03d4) nv_wrvgac(obj, head, index, value);
    else nv_error(obj, "unknown indexed vga port 0x%04x\n", port);
}

bool
nv_lockvgac(void *obj, bool lock)
{
    bool locked = !nv_rdvgac(obj, 0, 0x1f);
    u8 data = lock ? 0x99 : 0x57;
    nv_wrvgac(obj, 0, 0x1f, data);
    if (nv_device(obj)->chipset == 0x11) {
        if (!(nv_rd32(obj, 0x001084) & 0x10000000))
            nv_wrvgac(obj, 1, 0x1f, data);
    }
    return locked;
}

/* CR44 takes values 0 (head A), 3 (head B) and 4 (heads tied)
 * it affects only the 8 bit vga io regs, which we access using mmio at
 * 0xc{0,2}3c*, 0x60{1,3}3*, and 0x68{1,3}3d*
 * in general, the set value of cr44 does not matter: reg access works as
 * expected and values can be set for the appropriate head by using a 0x2000
 * offset as required
 * however:
 * a) pre nv40, the head B range of PRMVIO regs at 0xc23c* was not exposed and
 *    cr44 must be set to 0 or 3 for accessing values on the correct head
 *    through the common 0xc03c* addresses
 * b) in tied mode (4) head B is programmed to the values set on head A, and
 *    access using the head B addresses can have strange results, ergo we leave
 *    tied mode in init once we know to what cr44 should be restored on exit
 *
 * the owner parameter is slightly abused:
 * 0 and 1 are treated as head values and so the set value is (owner * 3)
 * other values are treated as literal values to set
 */
u8
nv_rdvgaowner(void *obj)
{
    if (nv_device(obj)->card_type < NV_50) {
        if (nv_device(obj)->chipset == 0x11) {
            u32 tied = nv_rd32(obj, 0x001084) & 0x10000000;
            if (tied == 0) {
                u8 slA = nv_rdvgac(obj, 0, 0x28) & 0x80;
                u8 tvA = nv_rdvgac(obj, 0, 0x33) & 0x01;
                u8 slB = nv_rdvgac(obj, 1, 0x28) & 0x80;
                u8 tvB = nv_rdvgac(obj, 1, 0x33) & 0x01;
                if (slA && !tvA) return 0x00;
                if (slB && !tvB) return 0x03;
                if (slA) return 0x00;
                if (slB) return 0x03;
                return 0x00;
            }
            return 0x04;
        }

        return nv_rdvgac(obj, 0, 0x44);
    }

    nv_error(obj, "rdvgaowner after nv4x\n");
    return 0x00;
}

void
nv_wrvgaowner(void *obj, u8 select)
{
    if (nv_device(obj)->card_type < NV_50) {
        u8 owner = (select == 1) ? 3 : select;
        if (nv_device(obj)->chipset == 0x11) {
            /* workaround hw lockup bug */
            nv_rdvgac(obj, 0, 0x1f);
            nv_rdvgac(obj, 1, 0x1f);
        }

        nv_wrvgac(obj, 0, 0x44, owner);

        if (nv_device(obj)->chipset == 0x11) {
            nv_wrvgac(obj, 0, 0x2e, owner);
            nv_wrvgac(obj, 0, 0x2e, owner);
        }
    } else
        nv_error(obj, "wrvgaowner after nv4x\n");
}