Go to the documentation of this file.
13 #ifndef ASM_EISA_EEPROM_H
14 #define ASM_EISA_EEPROM_H
18 #define HPEE_MAX_LENGTH 0x2000
20 #define HPEE_SLOT_INFO(slot) (20+(48*slot))
45 #define HPEE_SLOT_INFO_EMBEDDED 0x10
46 #define HPEE_SLOT_INFO_VIRTUAL 0x20
47 #define HPEE_SLOT_INFO_NO_READID 0x40
48 #define HPEE_SLOT_INFO_DUPLICATE 0x80
51 #define HPEE_SLOT_FEATURES_ENABLE 0x01
52 #define HPEE_SLOT_FEATURES_IOCHK 0x02
53 #define HPEE_SLOT_FEATURES_CFG_INCOMPLETE 0x80
59 #define HPEE_FUNCTION_INFO_HAVE_TYPE 0x01
60 #define HPEE_FUNCTION_INFO_HAVE_MEMORY 0x02
61 #define HPEE_FUNCTION_INFO_HAVE_IRQ 0x04
62 #define HPEE_FUNCTION_INFO_HAVE_DMA 0x08
63 #define HPEE_FUNCTION_INFO_HAVE_PORT 0x10
64 #define HPEE_FUNCTION_INFO_HAVE_PORT_INIT 0x20
69 #define HPEE_FUNCTION_INFO_HAVE_FUNCTION 0x01
70 #define HPEE_FUNCTION_INFO_F_DISABLED 0x80
71 #define HPEE_FUNCTION_INFO_CFG_FREE_FORM 0x40
74 #define HPEE_FLAG_BOARD_IS_ISA 0x01
80 #define HPEE_MEMORY_MAX_ENT 9
82 #define HPEE_MEMORY_WRITABLE 0x01
83 #define HPEE_MEMORY_CACHABLE 0x02
84 #define HPEE_MEMORY_TYPE_MASK 0x18
85 #define HPEE_MEMORY_TYPE_SYS 0x00
86 #define HPEE_MEMORY_TYPE_EXP 0x08
87 #define HPEE_MEMORY_TYPE_VIR 0x10
88 #define HPEE_MEMORY_TYPE_OTH 0x18
89 #define HPEE_MEMORY_SHARED 0x20
90 #define HPEE_MEMORY_MORE 0x80
93 #define HPEE_MEMORY_WIDTH_MASK 0x03
94 #define HPEE_MEMORY_WIDTH_BYTE 0x00
95 #define HPEE_MEMORY_WIDTH_WORD 0x01
96 #define HPEE_MEMORY_WIDTH_DWORD 0x02
97 #define HPEE_MEMORY_DECODE_MASK 0x0c
98 #define HPEE_MEMORY_DECODE_20BITS 0x00
99 #define HPEE_MEMORY_DECODE_24BITS 0x04
100 #define HPEE_MEMORY_DECODE_32BITS 0x08
107 #define HPEE_IRQ_MAX_ENT 7
109 #define HPEE_IRQ_CHANNEL_MASK 0xf
110 #define HPEE_IRQ_TRIG_LEVEL 0x20
111 #define HPEE_IRQ_MORE 0x80
114 #define HPEE_DMA_MAX_ENT 4
117 #define HPEE_DMA_CHANNEL_MASK 7
118 #define HPEE_DMA_SIZE_MASK 0xc
119 #define HPEE_DMA_SIZE_BYTE 0x0
120 #define HPEE_DMA_SIZE_WORD 0x4
121 #define HPEE_DMA_SIZE_DWORD 0x8
122 #define HPEE_DMA_SHARED 0x40
123 #define HPEE_DMA_MORE 0x80
126 #define HPEE_DMA_TIMING_MASK 0x30
127 #define HPEE_DMA_TIMING_ISA 0x0
128 #define HPEE_DMA_TIMING_TYPEA 0x10
129 #define HPEE_DMA_TIMING_TYPEB 0x20
130 #define HPEE_DMA_TIMING_TYPEC 0x30
132 #define HPEE_PORT_MAX_ENT 20
134 #define HPEE_PORT_SIZE_MASK 0x1f
135 #define HPEE_PORT_SHARED 0x40
136 #define HPEE_PORT_MORE 0x80
140 #define HPEE_PORT_INIT_MAX_LEN 60
142 #define HPEE_PORT_INIT_WIDTH_MASK 0x3
143 #define HPEE_PORT_INIT_WIDTH_BYTE 0x0
144 #define HPEE_PORT_INIT_WIDTH_WORD 0x1
145 #define HPEE_PORT_INIT_WIDTH_DWORD 0x2
146 #define HPEE_PORT_INIT_MASK 0x4
147 #define HPEE_PORT_INIT_MORE 0x80
149 #define HPEE_SELECTION_MAX_ENT 26
151 #define HPEE_TYPE_MAX_LEN 80