Go to the documentation of this file.
38 #define DRIVER_AUTHOR "VA Linux Systems Inc."
40 #define DRIVER_NAME "i810"
41 #define DRIVER_DESC "Intel i810"
42 #define DRIVER_DATE "20030605"
54 #define DRIVER_MAJOR 1
55 #define DRIVER_MINOR 4
56 #define DRIVER_PATCHLEVEL 0
120 struct drm_file *file_priv);
124 struct drm_file *file_priv);
131 #define I810_BASE(reg) ((unsigned long) \
132 dev_priv->mmio_map->handle)
133 #define I810_ADDR(reg) (I810_BASE(reg) + reg)
134 #define I810_DEREF(reg) (*(__volatile__ int *)I810_ADDR(reg))
135 #define I810_READ(reg) I810_DEREF(reg)
136 #define I810_WRITE(reg, val) do { I810_DEREF(reg) = val; } while (0)
137 #define I810_DEREF16(reg) (*(__volatile__ u16 *)I810_ADDR(reg))
138 #define I810_READ16(reg) I810_DEREF16(reg)
139 #define I810_WRITE16(reg, val) do { I810_DEREF16(reg) = val; } while (0)
141 #define I810_VERBOSE 0
142 #define RING_LOCALS unsigned int outring, ringmask; \
145 #define BEGIN_LP_RING(n) do { \
147 DRM_DEBUG("BEGIN_LP_RING(%d)\n", n); \
148 if (dev_priv->ring.space < n*4) \
149 i810_wait_ring(dev, n*4); \
150 dev_priv->ring.space -= n*4; \
151 outring = dev_priv->ring.tail; \
152 ringmask = dev_priv->ring.tail_mask; \
153 virt = dev_priv->ring.virtual_start; \
156 #define ADVANCE_LP_RING() do { \
158 DRM_DEBUG("ADVANCE_LP_RING\n"); \
159 dev_priv->ring.tail = outring; \
160 I810_WRITE(LP_RING + RING_TAIL, outring); \
163 #define OUT_RING(n) do { \
165 DRM_DEBUG(" OUT_RING %x\n", (int)(n)); \
166 *(volatile unsigned int *)(virt + outring) = n; \
168 outring &= ringmask; \
171 #define GFX_OP_USER_INTERRUPT ((0<<29)|(2<<23))
172 #define GFX_OP_BREAKPOINT_INTERRUPT ((0<<29)|(1<<23))
173 #define CMD_REPORT_HEAD (7<<23)
174 #define CMD_STORE_DWORD_IDX ((0x21<<23) | 0x1)
175 #define CMD_OP_BATCH_BUFFER ((0x0<<29)|(0x30<<23)|0x1)
177 #define INST_PARSER_CLIENT 0x00000000
178 #define INST_OP_FLUSH 0x02000000
179 #define INST_FLUSH_MAP_CACHE 0x00000001
181 #define BB1_START_ADDR_MASK (~0x7)
182 #define BB1_PROTECTED (1<<0)
183 #define BB1_UNPROTECTED (0<<0)
184 #define BB2_END_ADDR_MASK (~0x7)
186 #define I810REG_HWSTAM 0x02098
187 #define I810REG_INT_IDENTITY_R 0x020a4
188 #define I810REG_INT_MASK_R 0x020a8
189 #define I810REG_INT_ENABLE_R 0x020a0
191 #define LP_RING 0x2030
192 #define HP_RING 0x2040
193 #define RING_TAIL 0x00
194 #define TAIL_ADDR 0x000FFFF8
195 #define RING_HEAD 0x04
196 #define HEAD_WRAP_COUNT 0xFFE00000
197 #define HEAD_WRAP_ONE 0x00200000
198 #define HEAD_ADDR 0x001FFFFC
199 #define RING_START 0x08
200 #define START_ADDR 0x00FFFFF8
201 #define RING_LEN 0x0C
202 #define RING_NR_PAGES 0x000FF000
203 #define RING_REPORT_MASK 0x00000006
204 #define RING_REPORT_64K 0x00000002
205 #define RING_REPORT_128K 0x00000004
206 #define RING_NO_REPORT 0x00000000
207 #define RING_VALID_MASK 0x00000001
208 #define RING_VALID 0x00000001
209 #define RING_INVALID 0x00000000
211 #define GFX_OP_SCISSOR ((0x3<<29)|(0x1c<<24)|(0x10<<19))
212 #define SC_UPDATE_SCISSOR (0x1<<1)
213 #define SC_ENABLE_MASK (0x1<<0)
214 #define SC_ENABLE (0x1<<0)
216 #define GFX_OP_SCISSOR_INFO ((0x3<<29)|(0x1d<<24)|(0x81<<16)|(0x1))
217 #define SCI_YMIN_MASK (0xffff<<16)
218 #define SCI_XMIN_MASK (0xffff<<0)
219 #define SCI_YMAX_MASK (0xffff<<16)
220 #define SCI_XMAX_MASK (0xffff<<0)
222 #define GFX_OP_COLOR_FACTOR ((0x3<<29)|(0x1d<<24)|(0x1<<16)|0x0)
223 #define GFX_OP_STIPPLE ((0x3<<29)|(0x1d<<24)|(0x83<<16))
224 #define GFX_OP_MAP_INFO ((0x3<<29)|(0x1d<<24)|0x2)
225 #define GFX_OP_DESTBUFFER_VARS ((0x3<<29)|(0x1d<<24)|(0x85<<16)|0x0)
226 #define GFX_OP_DRAWRECT_INFO ((0x3<<29)|(0x1d<<24)|(0x80<<16)|(0x3))
227 #define GFX_OP_PRIMITIVE ((0x3<<29)|(0x1f<<24))
229 #define CMD_OP_Z_BUFFER_INFO ((0x0<<29)|(0x16<<23))
230 #define CMD_OP_DESTBUFFER_INFO ((0x0<<29)|(0x15<<23))
231 #define CMD_OP_FRONTBUFFER_INFO ((0x0<<29)|(0x14<<23))
232 #define CMD_OP_WAIT_FOR_EVENT ((0x0<<29)|(0x03<<23))
234 #define BR00_BITBLT_CLIENT 0x40000000
235 #define BR00_OP_COLOR_BLT 0x10000000
236 #define BR00_OP_SRC_COPY_BLT 0x10C00000
237 #define BR13_SOLID_PATTERN 0x80000000
239 #define WAIT_FOR_PLANE_A_SCANLINES (1<<1)
240 #define WAIT_FOR_PLANE_A_FLIP (1<<2)
241 #define WAIT_FOR_VBLANK (1<<3)