37 DEFINE(VMM_VCPU_META_RR0_OFFSET,
39 DEFINE(VMM_VCPU_META_SAVED_RR0_OFFSET,
41 arch.metaphysical_saved_rr0));
42 DEFINE(VMM_VCPU_VRR0_OFFSET,
44 DEFINE(VMM_VPD_IRR0_OFFSET,
46 DEFINE(VMM_VCPU_ITC_CHECK_OFFSET,
48 DEFINE(VMM_VCPU_IRQ_CHECK_OFFSET,
50 DEFINE(VMM_VPD_VHPI_OFFSET,
52 DEFINE(VMM_VCPU_VSA_BASE_OFFSET,
54 DEFINE(VMM_VCPU_VPD_OFFSET,
58 DEFINE(VMM_VCPU_TIMER_PENDING,
60 DEFINE(VMM_VCPU_META_SAVED_RR0_OFFSET,
62 DEFINE(VMM_VCPU_MODE_FLAGS_OFFSET,
64 DEFINE(VMM_VCPU_ITC_OFS_OFFSET,
66 DEFINE(VMM_VCPU_LAST_ITC_OFFSET,
68 DEFINE(VMM_VCPU_SAVED_GP_OFFSET,
73 DEFINE(VMM_PT_REGS_B6_OFFSET,
75 DEFINE(VMM_PT_REGS_B7_OFFSET,
77 DEFINE(VMM_PT_REGS_AR_CSD_OFFSET,
79 DEFINE(VMM_PT_REGS_AR_SSD_OFFSET,
81 DEFINE(VMM_PT_REGS_R8_OFFSET,
83 DEFINE(VMM_PT_REGS_R9_OFFSET,
85 DEFINE(VMM_PT_REGS_R10_OFFSET,
87 DEFINE(VMM_PT_REGS_R11_OFFSET,
89 DEFINE(VMM_PT_REGS_CR_IPSR_OFFSET,
91 DEFINE(VMM_PT_REGS_CR_IIP_OFFSET,
93 DEFINE(VMM_PT_REGS_CR_IFS_OFFSET,
95 DEFINE(VMM_PT_REGS_AR_UNAT_OFFSET,
97 DEFINE(VMM_PT_REGS_AR_PFS_OFFSET,
99 DEFINE(VMM_PT_REGS_AR_RSC_OFFSET,
101 DEFINE(VMM_PT_REGS_AR_RNAT_OFFSET,
104 DEFINE(VMM_PT_REGS_AR_BSPSTORE_OFFSET,
106 DEFINE(VMM_PT_REGS_PR_OFFSET,
108 DEFINE(VMM_PT_REGS_B0_OFFSET,
110 DEFINE(VMM_PT_REGS_LOADRS_OFFSET,
112 DEFINE(VMM_PT_REGS_R1_OFFSET,
114 DEFINE(VMM_PT_REGS_R12_OFFSET,
116 DEFINE(VMM_PT_REGS_R13_OFFSET,
118 DEFINE(VMM_PT_REGS_AR_FPSR_OFFSET,
120 DEFINE(VMM_PT_REGS_R15_OFFSET,
122 DEFINE(VMM_PT_REGS_R14_OFFSET,
124 DEFINE(VMM_PT_REGS_R2_OFFSET,
126 DEFINE(VMM_PT_REGS_R3_OFFSET,
128 DEFINE(VMM_PT_REGS_R16_OFFSET,
130 DEFINE(VMM_PT_REGS_R17_OFFSET,
132 DEFINE(VMM_PT_REGS_R18_OFFSET,
134 DEFINE(VMM_PT_REGS_R19_OFFSET,
136 DEFINE(VMM_PT_REGS_R20_OFFSET,
138 DEFINE(VMM_PT_REGS_R21_OFFSET,
140 DEFINE(VMM_PT_REGS_R22_OFFSET,
142 DEFINE(VMM_PT_REGS_R23_OFFSET,
144 DEFINE(VMM_PT_REGS_R24_OFFSET,
146 DEFINE(VMM_PT_REGS_R25_OFFSET,
148 DEFINE(VMM_PT_REGS_R26_OFFSET,
150 DEFINE(VMM_PT_REGS_R27_OFFSET,
152 DEFINE(VMM_PT_REGS_R28_OFFSET,
154 DEFINE(VMM_PT_REGS_R29_OFFSET,
156 DEFINE(VMM_PT_REGS_R30_OFFSET,
158 DEFINE(VMM_PT_REGS_R31_OFFSET,
160 DEFINE(VMM_PT_REGS_AR_CCV_OFFSET,
162 DEFINE(VMM_PT_REGS_F6_OFFSET,
164 DEFINE(VMM_PT_REGS_F7_OFFSET,
166 DEFINE(VMM_PT_REGS_F8_OFFSET,
168 DEFINE(VMM_PT_REGS_F9_OFFSET,
170 DEFINE(VMM_PT_REGS_F10_OFFSET,
172 DEFINE(VMM_PT_REGS_F11_OFFSET,
174 DEFINE(VMM_PT_REGS_R4_OFFSET,
176 DEFINE(VMM_PT_REGS_R5_OFFSET,
178 DEFINE(VMM_PT_REGS_R6_OFFSET,
180 DEFINE(VMM_PT_REGS_R7_OFFSET,
182 DEFINE(VMM_PT_REGS_EML_UNAT_OFFSET,
184 DEFINE(VMM_VCPU_IIPA_OFFSET,
186 DEFINE(VMM_VCPU_OPCODE_OFFSET,
189 DEFINE(VMM_VCPU_ISR_OFFSET,
191 DEFINE(VMM_PT_REGS_R16_SLOT,
194 DEFINE(VMM_VCPU_MODE_FLAGS_OFFSET,
201 DEFINE(VMM_VLSAPIC_INSVC_BASE_OFFSET,