|
Linux Kernel
3.7.1
|
All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
|
Linux Kernel
3.7.1
|
Go to the source code of this file.
Macros | |
| #define | IOASIC_SLOT_SIZE 0x00040000 |
| #define | IOASIC_SYS_ROM (0*IOASIC_SLOT_SIZE) /* system board ROM */ |
| #define | IOASIC_IOCTL (1*IOASIC_SLOT_SIZE) /* I/O ASIC */ |
| #define | IOASIC_ESAR (2*IOASIC_SLOT_SIZE) /* LANCE MAC address chip */ |
| #define | IOASIC_LANCE (3*IOASIC_SLOT_SIZE) /* LANCE Ethernet */ |
| #define | IOASIC_SCC0 (4*IOASIC_SLOT_SIZE) /* SCC #0 */ |
| #define | IOASIC_VDAC_HI (5*IOASIC_SLOT_SIZE) /* VDAC (maxine) */ |
| #define | IOASIC_SCC1 (6*IOASIC_SLOT_SIZE) /* SCC #1 (3min, 3max+) */ |
| #define | IOASIC_VDAC_LO (7*IOASIC_SLOT_SIZE) /* VDAC (maxine) */ |
| #define | IOASIC_TOY (8*IOASIC_SLOT_SIZE) /* RTC */ |
| #define | IOASIC_ISDN (9*IOASIC_SLOT_SIZE) /* ISDN (maxine) */ |
| #define | IOASIC_ERRADDR (9*IOASIC_SLOT_SIZE) /* bus error address (3max+) */ |
| #define | IOASIC_CHKSYN (10*IOASIC_SLOT_SIZE) /* ECC syndrome (3max+) */ |
| #define | IOASIC_ACC_BUS (10*IOASIC_SLOT_SIZE) /* ACCESS.bus (maxine) */ |
| #define | IOASIC_MCR (11*IOASIC_SLOT_SIZE) /* memory control (3max+) */ |
| #define | IOASIC_FLOPPY (11*IOASIC_SLOT_SIZE) /* FDC (maxine) */ |
| #define | IOASIC_SCSI (12*IOASIC_SLOT_SIZE) /* ASC SCSI */ |
| #define | IOASIC_FDC_DMA (13*IOASIC_SLOT_SIZE) /* FDC DMA (maxine) */ |
| #define | IOASIC_SCSI_DMA (14*IOASIC_SLOT_SIZE) /* ??? */ |
| #define | IOASIC_RES_15 (15*IOASIC_SLOT_SIZE) /* unused? */ |
| #define | IO_REG_SCSI_DMA_P 0x00 /* SCSI DMA Pointer */ |
| #define | IO_REG_SCSI_DMA_BP 0x10 /* SCSI DMA Buffer Pointer */ |
| #define | IO_REG_LANCE_DMA_P 0x20 /* LANCE DMA Pointer */ |
| #define | IO_REG_SCC0A_T_DMA_P 0x30 /* SCC0A Transmit DMA Pointer */ |
| #define | IO_REG_SCC0A_R_DMA_P 0x40 /* SCC0A Receive DMA Pointer */ |
| #define | IO_REG_SCC1A_T_DMA_P 0x50 /* SCC1A Transmit DMA Pointer */ |
| #define | IO_REG_SCC1A_R_DMA_P 0x60 /* SCC1A Receive DMA Pointer */ |
| #define | IO_REG_AB_T_DMA_P 0x50 /* ACCESS.bus Transmit DMA Pointer */ |
| #define | IO_REG_AB_R_DMA_P 0x60 /* ACCESS.bus Receive DMA Pointer */ |
| #define | IO_REG_FLOPPY_DMA_P 0x70 /* Floppy DMA Pointer */ |
| #define | IO_REG_ISDN_T_DMA_P 0x80 /* ISDN Transmit DMA Pointer */ |
| #define | IO_REG_ISDN_T_DMA_BP 0x90 /* ISDN Transmit DMA Buffer Pointer */ |
| #define | IO_REG_ISDN_R_DMA_P 0xa0 /* ISDN Receive DMA Pointer */ |
| #define | IO_REG_ISDN_R_DMA_BP 0xb0 /* ISDN Receive DMA Buffer Pointer */ |
| #define | IO_REG_DATA_0 0xc0 /* System Data Buffer 0 */ |
| #define | IO_REG_DATA_1 0xd0 /* System Data Buffer 1 */ |
| #define | IO_REG_DATA_2 0xe0 /* System Data Buffer 2 */ |
| #define | IO_REG_DATA_3 0xf0 /* System Data Buffer 3 */ |
| #define | IO_REG_SSR 0x100 /* System Support Register */ |
| #define | IO_REG_SIR 0x110 /* System Interrupt Register */ |
| #define | IO_REG_SIMR 0x120 /* System Interrupt Mask Reg. */ |
| #define | IO_REG_SAR 0x130 /* System Address Register */ |
| #define | IO_REG_ISDN_T_DATA 0x140 /* ISDN Xmit Data Register */ |
| #define | IO_REG_ISDN_R_DATA 0x150 /* ISDN Receive Data Register */ |
| #define | IO_REG_LANCE_SLOT 0x160 /* LANCE I/O Slot Register */ |
| #define | IO_REG_SCSI_SLOT 0x170 /* SCSI Slot Register */ |
| #define | IO_REG_SCC0A_SLOT 0x180 /* SCC0A DMA Slot Register */ |
| #define | IO_REG_SCC1A_SLOT 0x190 /* SCC1A DMA Slot Register */ |
| #define | IO_REG_AB_SLOT 0x190 /* ACCESS.bus DMA Slot Register */ |
| #define | IO_REG_FLOPPY_SLOT 0x1a0 /* Floppy Slot Register */ |
| #define | IO_REG_SCSI_SCR 0x1b0 /* SCSI Partial-Word DMA Control */ |
| #define | IO_REG_SCSI_SDR0 0x1c0 /* SCSI DMA Partial Word 0 */ |
| #define | IO_REG_SCSI_SDR1 0x1d0 /* SCSI DMA Partial Word 1 */ |
| #define | IO_REG_FCTR 0x1e0 /* Free-Running Counter */ |
| #define | IO_REG_RES_31 0x1f0 /* unused */ |
| #define | IO_SSR_SCC0A_TX_DMA_EN (1<<31) /* SCC0A transmit DMA enable */ |
| #define | IO_SSR_SCC0A_RX_DMA_EN (1<<30) /* SCC0A receive DMA enable */ |
| #define | IO_SSR_RES_27 (1<<27) /* unused */ |
| #define | IO_SSR_RES_26 (1<<26) /* unused */ |
| #define | IO_SSR_RES_25 (1<<25) /* unused */ |
| #define | IO_SSR_RES_24 (1<<24) /* unused */ |
| #define | IO_SSR_RES_23 (1<<23) /* unused */ |
| #define | IO_SSR_SCSI_DMA_DIR (1<<18) /* SCSI DMA direction */ |
| #define | IO_SSR_SCSI_DMA_EN (1<<17) /* SCSI DMA enable */ |
| #define | IO_SSR_LANCE_DMA_EN (1<<16) /* LANCE DMA enable */ |
| #define | IO_SSR_SCC1A_TX_DMA_EN (1<<29) /* SCC1A transmit DMA enable */ |
| #define | IO_SSR_SCC1A_RX_DMA_EN (1<<28) /* SCC1A receive DMA enable */ |
| #define | IO_SSR_RES_22 (1<<22) /* unused */ |
| #define | IO_SSR_RES_21 (1<<21) /* unused */ |
| #define | IO_SSR_RES_20 (1<<20) /* unused */ |
| #define | IO_SSR_RES_19 (1<<19) /* unused */ |
| #define | IO_SSR_AB_TX_DMA_EN (1<<29) /* ACCESS.bus xmit DMA enable */ |
| #define | IO_SSR_AB_RX_DMA_EN (1<<28) /* ACCESS.bus recv DMA enable */ |
| #define | IO_SSR_FLOPPY_DMA_DIR (1<<22) /* Floppy DMA direction */ |
| #define | IO_SSR_FLOPPY_DMA_EN (1<<21) /* Floppy DMA enable */ |
| #define | IO_SSR_ISDN_TX_DMA_EN (1<<20) /* ISDN transmit DMA enable */ |
| #define | IO_SSR_ISDN_RX_DMA_EN (1<<19) /* ISDN receive DMA enable */ |
| #define | KN0X_IO_SSR_DIAGDN (1<<15) /* diagnostic jumper */ |
| #define | KN0X_IO_SSR_SCC_RST (1<<11) /* ~SCC0,1 (Z85C30) reset */ |
| #define | KN0X_IO_SSR_RTC_RST (1<<10) /* ~RTC (DS1287) reset */ |
| #define | KN0X_IO_SSR_ASC_RST (1<<9) /* ~ASC (NCR53C94) reset */ |
| #define | KN0X_IO_SSR_LANCE_RST (1<<8) /* ~LANCE (Am7990) reset */ |
| #define IO_REG_AB_R_DMA_P 0x60 /* ACCESS.bus Receive DMA Pointer */ |
Definition at line 64 of file ioasic_addrs.h.
| #define IO_REG_AB_SLOT 0x190 /* ACCESS.bus DMA Slot Register */ |
Definition at line 96 of file ioasic_addrs.h.
| #define IO_REG_AB_T_DMA_P 0x50 /* ACCESS.bus Transmit DMA Pointer */ |
Definition at line 63 of file ioasic_addrs.h.
| #define IO_REG_DATA_0 0xc0 /* System Data Buffer 0 */ |
Definition at line 72 of file ioasic_addrs.h.
| #define IO_REG_DATA_1 0xd0 /* System Data Buffer 1 */ |
Definition at line 73 of file ioasic_addrs.h.
| #define IO_REG_DATA_2 0xe0 /* System Data Buffer 2 */ |
Definition at line 74 of file ioasic_addrs.h.
| #define IO_REG_DATA_3 0xf0 /* System Data Buffer 3 */ |
Definition at line 75 of file ioasic_addrs.h.
| #define IO_REG_FCTR 0x1e0 /* Free-Running Counter */ |
Definition at line 103 of file ioasic_addrs.h.
| #define IO_REG_FLOPPY_DMA_P 0x70 /* Floppy DMA Pointer */ |
Definition at line 65 of file ioasic_addrs.h.
| #define IO_REG_FLOPPY_SLOT 0x1a0 /* Floppy Slot Register */ |
Definition at line 97 of file ioasic_addrs.h.
| #define IO_REG_ISDN_R_DATA 0x150 /* ISDN Receive Data Register */ |
Definition at line 85 of file ioasic_addrs.h.
| #define IO_REG_ISDN_R_DMA_BP 0xb0 /* ISDN Receive DMA Buffer Pointer */ |
Definition at line 69 of file ioasic_addrs.h.
| #define IO_REG_ISDN_R_DMA_P 0xa0 /* ISDN Receive DMA Pointer */ |
Definition at line 68 of file ioasic_addrs.h.
| #define IO_REG_ISDN_T_DATA 0x140 /* ISDN Xmit Data Register */ |
Definition at line 84 of file ioasic_addrs.h.
| #define IO_REG_ISDN_T_DMA_BP 0x90 /* ISDN Transmit DMA Buffer Pointer */ |
Definition at line 67 of file ioasic_addrs.h.
| #define IO_REG_ISDN_T_DMA_P 0x80 /* ISDN Transmit DMA Pointer */ |
Definition at line 66 of file ioasic_addrs.h.
| #define IO_REG_LANCE_DMA_P 0x20 /* LANCE DMA Pointer */ |
Definition at line 54 of file ioasic_addrs.h.
| #define IO_REG_LANCE_SLOT 0x160 /* LANCE I/O Slot Register */ |
Definition at line 88 of file ioasic_addrs.h.
| #define IO_REG_RES_31 0x1f0 /* unused */ |
Definition at line 104 of file ioasic_addrs.h.
| #define IO_REG_SAR 0x130 /* System Address Register */ |
Definition at line 81 of file ioasic_addrs.h.
| #define IO_REG_SCC0A_R_DMA_P 0x40 /* SCC0A Receive DMA Pointer */ |
Definition at line 56 of file ioasic_addrs.h.
| #define IO_REG_SCC0A_SLOT 0x180 /* SCC0A DMA Slot Register */ |
Definition at line 90 of file ioasic_addrs.h.
| #define IO_REG_SCC0A_T_DMA_P 0x30 /* SCC0A Transmit DMA Pointer */ |
Definition at line 55 of file ioasic_addrs.h.
| #define IO_REG_SCC1A_R_DMA_P 0x60 /* SCC1A Receive DMA Pointer */ |
Definition at line 60 of file ioasic_addrs.h.
| #define IO_REG_SCC1A_SLOT 0x190 /* SCC1A DMA Slot Register */ |
Definition at line 93 of file ioasic_addrs.h.
| #define IO_REG_SCC1A_T_DMA_P 0x50 /* SCC1A Transmit DMA Pointer */ |
Definition at line 59 of file ioasic_addrs.h.
| #define IO_REG_SCSI_DMA_BP 0x10 /* SCSI DMA Buffer Pointer */ |
Definition at line 53 of file ioasic_addrs.h.
| #define IO_REG_SCSI_DMA_P 0x00 /* SCSI DMA Pointer */ |
Definition at line 52 of file ioasic_addrs.h.
| #define IO_REG_SCSI_SCR 0x1b0 /* SCSI Partial-Word DMA Control */ |
Definition at line 100 of file ioasic_addrs.h.
| #define IO_REG_SCSI_SDR0 0x1c0 /* SCSI DMA Partial Word 0 */ |
Definition at line 101 of file ioasic_addrs.h.
| #define IO_REG_SCSI_SDR1 0x1d0 /* SCSI DMA Partial Word 1 */ |
Definition at line 102 of file ioasic_addrs.h.
| #define IO_REG_SCSI_SLOT 0x170 /* SCSI Slot Register */ |
Definition at line 89 of file ioasic_addrs.h.
| #define IO_REG_SIMR 0x120 /* System Interrupt Mask Reg. */ |
Definition at line 80 of file ioasic_addrs.h.
| #define IO_REG_SIR 0x110 /* System Interrupt Register */ |
Definition at line 79 of file ioasic_addrs.h.
| #define IO_REG_SSR 0x100 /* System Support Register */ |
Definition at line 78 of file ioasic_addrs.h.
| #define IO_SSR_AB_RX_DMA_EN (1<<28) /* ACCESS.bus recv DMA enable */ |
Definition at line 136 of file ioasic_addrs.h.
| #define IO_SSR_AB_TX_DMA_EN (1<<29) /* ACCESS.bus xmit DMA enable */ |
Definition at line 135 of file ioasic_addrs.h.
Definition at line 137 of file ioasic_addrs.h.
Definition at line 138 of file ioasic_addrs.h.
Definition at line 140 of file ioasic_addrs.h.
Definition at line 139 of file ioasic_addrs.h.
Definition at line 124 of file ioasic_addrs.h.
| #define IO_SSR_RES_19 (1<<19) /* unused */ |
Definition at line 132 of file ioasic_addrs.h.
| #define IO_SSR_RES_20 (1<<20) /* unused */ |
Definition at line 131 of file ioasic_addrs.h.
| #define IO_SSR_RES_21 (1<<21) /* unused */ |
Definition at line 130 of file ioasic_addrs.h.
| #define IO_SSR_RES_22 (1<<22) /* unused */ |
Definition at line 129 of file ioasic_addrs.h.
| #define IO_SSR_RES_23 (1<<23) /* unused */ |
Definition at line 121 of file ioasic_addrs.h.
| #define IO_SSR_RES_24 (1<<24) /* unused */ |
Definition at line 120 of file ioasic_addrs.h.
| #define IO_SSR_RES_25 (1<<25) /* unused */ |
Definition at line 119 of file ioasic_addrs.h.
| #define IO_SSR_RES_26 (1<<26) /* unused */ |
Definition at line 118 of file ioasic_addrs.h.
| #define IO_SSR_RES_27 (1<<27) /* unused */ |
Definition at line 117 of file ioasic_addrs.h.
Definition at line 116 of file ioasic_addrs.h.
Definition at line 115 of file ioasic_addrs.h.
Definition at line 128 of file ioasic_addrs.h.
Definition at line 127 of file ioasic_addrs.h.
Definition at line 122 of file ioasic_addrs.h.
Definition at line 123 of file ioasic_addrs.h.
| #define IOASIC_ACC_BUS (10*IOASIC_SLOT_SIZE) /* ACCESS.bus (maxine) */ |
Definition at line 38 of file ioasic_addrs.h.
| #define IOASIC_CHKSYN (10*IOASIC_SLOT_SIZE) /* ECC syndrome (3max+) */ |
Definition at line 37 of file ioasic_addrs.h.
| #define IOASIC_ERRADDR (9*IOASIC_SLOT_SIZE) /* bus error address (3max+) */ |
Definition at line 36 of file ioasic_addrs.h.
| #define IOASIC_ESAR (2*IOASIC_SLOT_SIZE) /* LANCE MAC address chip */ |
Definition at line 28 of file ioasic_addrs.h.
| #define IOASIC_FDC_DMA (13*IOASIC_SLOT_SIZE) /* FDC DMA (maxine) */ |
Definition at line 42 of file ioasic_addrs.h.
| #define IOASIC_FLOPPY (11*IOASIC_SLOT_SIZE) /* FDC (maxine) */ |
Definition at line 40 of file ioasic_addrs.h.
| #define IOASIC_IOCTL (1*IOASIC_SLOT_SIZE) /* I/O ASIC */ |
Definition at line 27 of file ioasic_addrs.h.
| #define IOASIC_ISDN (9*IOASIC_SLOT_SIZE) /* ISDN (maxine) */ |
Definition at line 35 of file ioasic_addrs.h.
| #define IOASIC_LANCE (3*IOASIC_SLOT_SIZE) /* LANCE Ethernet */ |
Definition at line 29 of file ioasic_addrs.h.
| #define IOASIC_MCR (11*IOASIC_SLOT_SIZE) /* memory control (3max+) */ |
Definition at line 39 of file ioasic_addrs.h.
| #define IOASIC_RES_15 (15*IOASIC_SLOT_SIZE) /* unused? */ |
Definition at line 44 of file ioasic_addrs.h.
| #define IOASIC_SCC0 (4*IOASIC_SLOT_SIZE) /* SCC #0 */ |
Definition at line 30 of file ioasic_addrs.h.
| #define IOASIC_SCC1 (6*IOASIC_SLOT_SIZE) /* SCC #1 (3min, 3max+) */ |
Definition at line 32 of file ioasic_addrs.h.
| #define IOASIC_SCSI (12*IOASIC_SLOT_SIZE) /* ASC SCSI */ |
Definition at line 41 of file ioasic_addrs.h.
| #define IOASIC_SCSI_DMA (14*IOASIC_SLOT_SIZE) /* ??? */ |
Definition at line 43 of file ioasic_addrs.h.
| #define IOASIC_SLOT_SIZE 0x00040000 |
Definition at line 21 of file ioasic_addrs.h.
| #define IOASIC_SYS_ROM (0*IOASIC_SLOT_SIZE) /* system board ROM */ |
Definition at line 26 of file ioasic_addrs.h.
| #define IOASIC_TOY (8*IOASIC_SLOT_SIZE) /* RTC */ |
Definition at line 34 of file ioasic_addrs.h.
| #define IOASIC_VDAC_HI (5*IOASIC_SLOT_SIZE) /* VDAC (maxine) */ |
Definition at line 31 of file ioasic_addrs.h.
| #define IOASIC_VDAC_LO (7*IOASIC_SLOT_SIZE) /* VDAC (maxine) */ |
Definition at line 33 of file ioasic_addrs.h.
Definition at line 149 of file ioasic_addrs.h.
| #define KN0X_IO_SSR_DIAGDN (1<<15) /* diagnostic jumper */ |
Definition at line 146 of file ioasic_addrs.h.
| #define KN0X_IO_SSR_LANCE_RST (1<<8) /* ~LANCE (Am7990) reset */ |
Definition at line 150 of file ioasic_addrs.h.
Definition at line 148 of file ioasic_addrs.h.
Definition at line 147 of file ioasic_addrs.h.
1.8.2