|
Linux Kernel
3.7.1
|
All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
|
Linux Kernel
3.7.1
|
#include <asm/types.h>Go to the source code of this file.
Data Structures | |
| struct | mpc52xx_psc |
| struct | mpc52xx_psc_fifo |
| struct | mpc512x_psc_fifo |
| #define MPC512x_PSC_FIFO_ALARM 0x4 |
Definition at line 259 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_EMPTY 0x1 |
Definition at line 257 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_ENABLE_DMA 0x04 |
Definition at line 255 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_ENABLE_SLICE 0x01 |
Definition at line 254 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_EOF 0x100 |
Definition at line 252 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_FULL 0x2 |
Definition at line 258 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_MEMERROR 0x02 |
Definition at line 262 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_ORERR 0x01 |
Definition at line 261 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_RESET_SLICE 0x80 |
Definition at line 253 of file mpc52xx_psc.h.
| #define MPC512x_PSC_FIFO_URERR 0x8 |
Definition at line 260 of file mpc52xx_psc.h.
| #define mpc52xx_psc_acr ipcr_acr.acr |
Definition at line 177 of file mpc52xx_psc.h.
| #define mpc52xx_psc_buffer_16 buffer.buffer_16 |
Definition at line 170 of file mpc52xx_psc.h.
| #define mpc52xx_psc_buffer_32 buffer.buffer_32 |
Definition at line 171 of file mpc52xx_psc.h.
| #define mpc52xx_psc_buffer_8 buffer.buffer_8 |
Definition at line 169 of file mpc52xx_psc.h.
| #define mpc52xx_psc_clock_select sr_csr.clock_select |
Definition at line 160 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_CTS 0x01 |
Definition at line 86 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_D_CTS 0x10 |
Definition at line 88 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_D_DCD 0x20 |
Definition at line 89 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_DCD 0x02 |
Definition at line 87 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IEC_CTS 0x01 |
Definition at line 92 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IEC_DCD 0x02 |
Definition at line 93 of file mpc52xx_psc.h.
| #define mpc52xx_psc_imr isr_imr.imr |
Definition at line 184 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_CMD_SEND 0x0008 |
Definition at line 75 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_DATA_OVR 0x0004 |
Definition at line 74 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_DATA_VALID 0x0002 |
Definition at line 73 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_DB 0x0400 |
Definition at line 80 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_DEOF 0x0080 |
Definition at line 77 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_ERROR 0x0040 |
Definition at line 76 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_IPC 0x8000 |
Definition at line 83 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_ORERR 0x1000 |
Definition at line 82 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_RXRDY 0x0200 |
Definition at line 79 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_TXEMP 0x0800 |
Definition at line 81 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_TXRDY 0x0100 |
Definition at line 78 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_IMR_UNEX_RX_SLOT 0x0001 |
Definition at line 72 of file mpc52xx_psc.h.
| #define mpc52xx_psc_ipcr ipcr_acr.ipcr |
Definition at line 176 of file mpc52xx_psc.h.
| #define mpc52xx_psc_isr isr_imr.isr |
Definition at line 183 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MAXNUM 6 |
Definition at line 31 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_5_BITS 0x00 |
Definition at line 100 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_6_BITS 0x01 |
Definition at line 101 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_7_BITS 0x02 |
Definition at line 102 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_8_BITS 0x03 |
Definition at line 103 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_BITS_MASK 0x03 |
Definition at line 104 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_ERR 0x20 |
Definition at line 109 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_FFULL 0x40 |
Definition at line 110 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_ONE_STOP 0x07 |
Definition at line 114 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_ONE_STOP_5_BITS 0x00 |
Definition at line 113 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_PAREVEN 0x00 |
Definition at line 105 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_PARFORCE 0x08 |
Definition at line 107 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_PARNONE 0x10 |
Definition at line 108 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_PARODD 0x04 |
Definition at line 106 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_RXRTS 0x80 |
Definition at line 111 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_TWO_STOP 0x0f |
Definition at line 115 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_MODE_TXCTS 0x10 |
Definition at line 116 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_OP_RES 0x02 |
Definition at line 97 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_OP_RTS 0x01 |
Definition at line 96 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RFNUM_MASK 0x01ff |
Definition at line 118 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RST_BRK_CHG_INT 0x0050 |
Definition at line 58 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RST_ERR_STAT 0x0040 |
Definition at line 57 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RST_RX 0x0020 |
Definition at line 55 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RST_TX 0x0030 |
Definition at line 56 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RX_DISABLE 0x0002 |
Definition at line 51 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RX_ENABLE 0x0001 |
Definition at line 50 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RXTX_FIFO_ALARM 0x0002 |
Definition at line 68 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RXTX_FIFO_EMPTY 0x0001 |
Definition at line 69 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RXTX_FIFO_ERR 0x0040 |
Definition at line 63 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RXTX_FIFO_FR 0x0008 |
Definition at line 66 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RXTX_FIFO_FULL 0x0004 |
Definition at line 67 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RXTX_FIFO_OF 0x0010 |
Definition at line 65 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_RXTX_FIFO_UF 0x0020 |
Definition at line 64 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SEL_MODE_REG_1 0x0010 |
Definition at line 54 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_ACRB (0x8 << 24) |
Definition at line 134 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_AWR (1 << 30) |
Definition at line 135 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_CELL2XCLK (1 << 18) |
Definition at line 141 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_CELLSLAVE (1 << 19) |
Definition at line 140 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_CLKPOL (1 << 21) |
Definition at line 138 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_CPHA (1 << 12) |
Definition at line 147 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_CPOL (1 << 13) |
Definition at line 146 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_DISABLEEOF (1 << 10) |
Definition at line 149 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_DTS1 (1 << 29) |
Definition at line 120 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_ENAC97 (1 << 16) |
Definition at line 143 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_ESAI (1 << 17) |
Definition at line 142 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_GENCLK (1 << 23) |
Definition at line 136 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_I2S (1 << 22) |
Definition at line 137 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_MSTR (1 << 14) |
Definition at line 145 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SHDR (1 << 28) |
Definition at line 121 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_AC97 (0x3 << 24) |
Definition at line 127 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_CODEC_16 (0x2 << 24) |
Definition at line 126 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_CODEC_24 (0x7 << 24) |
Definition at line 132 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_CODEC_32 (0xf << 24) |
Definition at line 133 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_CODEC_8 (0x1 << 24) |
Definition at line 125 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_FIR (0x6 << 24) |
Definition at line 131 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_MASK (0xf << 24) |
Definition at line 122 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_MIR (0x5 << 24) |
Definition at line 130 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_SIR (0x8 << 24) |
Definition at line 128 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_SIR_DCD (0xc << 24) |
Definition at line 129 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_UART (0x0 << 24) |
Definition at line 123 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SIM_UART_DCD (0x8 << 24) |
Definition at line 124 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SPI (1 << 15) |
Definition at line 144 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_SYNCPOL (1 << 20) |
Definition at line 139 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SICR_USEEOF (1 << 11) |
Definition at line 148 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_CDE 0x0080 |
Definition at line 39 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_CMDSEND 0x0008 |
Definition at line 38 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_DATA_OVR 0x0004 |
Definition at line 37 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_DATA_VAL 0x0002 |
Definition at line 36 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_FE 0x4000 |
Definition at line 46 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_OE 0x1000 |
Definition at line 44 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_PE 0x2000 |
Definition at line 45 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_RB 0x8000 |
Definition at line 47 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_RXFULL 0x0200 |
Definition at line 41 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_RXRDY 0x0100 |
Definition at line 40 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_TXEMP 0x0800 |
Definition at line 43 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_TXRDY 0x0400 |
Definition at line 42 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_SR_UNEX_RX 0x0001 |
Definition at line 35 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_START_BRK 0x0060 |
Definition at line 59 of file mpc52xx_psc.h.
| #define mpc52xx_psc_status sr_csr.status |
Definition at line 159 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_STOP_BRK 0x0070 |
Definition at line 60 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_TX_DISABLE 0x0008 |
Definition at line 53 of file mpc52xx_psc.h.
| #define MPC52xx_PSC_TX_ENABLE 0x0004 |
Definition at line 52 of file mpc52xx_psc.h.
| #define rxdata_16 rxdata.rxdata_16 |
Definition at line 298 of file mpc52xx_psc.h.
| #define rxdata_32 rxdata.rxdata_32 |
Definition at line 299 of file mpc52xx_psc.h.
| #define rxdata_8 rxdata.rxdata_8 |
Definition at line 297 of file mpc52xx_psc.h.
| #define txdata_16 txdata.txdata_16 |
Definition at line 281 of file mpc52xx_psc.h.
| #define txdata_32 txdata.txdata_32 |
Definition at line 282 of file mpc52xx_psc.h.
| #define txdata_8 txdata.txdata_8 |
Definition at line 280 of file mpc52xx_psc.h.
1.8.2