Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
ssb_driver_gige.h
Go to the documentation of this file.
1 #ifndef LINUX_SSB_DRIVER_GIGE_H_
2 #define LINUX_SSB_DRIVER_GIGE_H_
3 
4 #include <linux/ssb/ssb.h>
5 #include <linux/bug.h>
6 #include <linux/pci.h>
7 #include <linux/spinlock.h>
8 
9 
10 #ifdef CONFIG_SSB_DRIVER_GIGE
11 
12 
13 #define SSB_GIGE_PCIIO 0x0000 /* PCI I/O Registers (1024 bytes) */
14 #define SSB_GIGE_RESERVED 0x0400 /* Reserved (1024 bytes) */
15 #define SSB_GIGE_PCICFG 0x0800 /* PCI config space (256 bytes) */
16 #define SSB_GIGE_SHIM_FLUSHSTAT 0x0C00 /* PCI to OCP: Flush status control (32bit) */
17 #define SSB_GIGE_SHIM_FLUSHRDA 0x0C04 /* PCI to OCP: Flush read address (32bit) */
18 #define SSB_GIGE_SHIM_FLUSHTO 0x0C08 /* PCI to OCP: Flush timeout counter (32bit) */
19 #define SSB_GIGE_SHIM_BARRIER 0x0C0C /* PCI to OCP: Barrier register (32bit) */
20 #define SSB_GIGE_SHIM_MAOCPSI 0x0C10 /* PCI to OCP: MaocpSI Control (32bit) */
21 #define SSB_GIGE_SHIM_SIOCPMA 0x0C14 /* PCI to OCP: SiocpMa Control (32bit) */
22 
23 /* TM Status High flags */
24 #define SSB_GIGE_TMSHIGH_RGMII 0x00010000 /* Have an RGMII PHY-bus */
25 /* TM Status Low flags */
26 #define SSB_GIGE_TMSLOW_TXBYPASS 0x00080000 /* TX bypass (no delay) */
27 #define SSB_GIGE_TMSLOW_RXBYPASS 0x00100000 /* RX bypass (no delay) */
28 #define SSB_GIGE_TMSLOW_DLLEN 0x01000000 /* Enable DLL controls */
29 
30 /* Boardflags (low) */
31 #define SSB_GIGE_BFL_ROBOSWITCH 0x0010
32 
33 
34 #define SSB_GIGE_MEM_RES_NAME "SSB Broadcom 47xx GigE memory"
35 #define SSB_GIGE_IO_RES_NAME "SSB Broadcom 47xx GigE I/O"
36 
37 struct ssb_gige {
38  struct ssb_device *dev;
39 
41 
42  /* True, if the device has an RGMII bus.
43  * False, if the device has a GMII bus. */
44  bool has_rgmii;
45 
46  /* The PCI controller device. */
48  struct pci_ops pci_ops;
49  struct resource mem_resource;
50  struct resource io_resource;
51 };
52 
53 /* Check whether a PCI device is a SSB Gigabit Ethernet core. */
54 extern bool pdev_is_ssb_gige_core(struct pci_dev *pdev);
55 
56 /* Convert a pci_dev pointer to a ssb_gige pointer. */
57 static inline struct ssb_gige * pdev_to_ssb_gige(struct pci_dev *pdev)
58 {
59  if (!pdev_is_ssb_gige_core(pdev))
60  return NULL;
61  return container_of(pdev->bus->ops, struct ssb_gige, pci_ops);
62 }
63 
64 /* Returns whether the PHY is connected by an RGMII bus. */
65 static inline bool ssb_gige_is_rgmii(struct pci_dev *pdev)
66 {
67  struct ssb_gige *dev = pdev_to_ssb_gige(pdev);
68  return (dev ? dev->has_rgmii : 0);
69 }
70 
71 /* Returns whether we have a Roboswitch. */
72 static inline bool ssb_gige_have_roboswitch(struct pci_dev *pdev)
73 {
74  struct ssb_gige *dev = pdev_to_ssb_gige(pdev);
75  if (dev)
76  return !!(dev->dev->bus->sprom.boardflags_lo &
77  SSB_GIGE_BFL_ROBOSWITCH);
78  return 0;
79 }
80 
81 /* Returns whether we can only do one DMA at once. */
82 static inline bool ssb_gige_one_dma_at_once(struct pci_dev *pdev)
83 {
84  struct ssb_gige *dev = pdev_to_ssb_gige(pdev);
85  if (dev)
86  return ((dev->dev->bus->chip_id == 0x4785) &&
87  (dev->dev->bus->chip_rev < 2));
88  return 0;
89 }
90 
91 /* Returns whether we must flush posted writes. */
92 static inline bool ssb_gige_must_flush_posted_writes(struct pci_dev *pdev)
93 {
94  struct ssb_gige *dev = pdev_to_ssb_gige(pdev);
95  if (dev)
96  return (dev->dev->bus->chip_id == 0x4785);
97  return 0;
98 }
99 
100 #ifdef CONFIG_BCM47XX
101 #include <asm/mach-bcm47xx/nvram.h>
102 /* Get the device MAC address */
103 static inline void ssb_gige_get_macaddr(struct pci_dev *pdev, u8 *macaddr)
104 {
105  char buf[20];
106  if (nvram_getenv("et0macaddr", buf, sizeof(buf)) < 0)
107  return;
108  nvram_parse_macaddr(buf, macaddr);
109 }
110 #else
111 static inline void ssb_gige_get_macaddr(struct pci_dev *pdev, u8 *macaddr)
112 {
113 }
114 #endif
115 
116 extern int ssb_gige_pcibios_plat_dev_init(struct ssb_device *sdev,
117  struct pci_dev *pdev);
118 extern int ssb_gige_map_irq(struct ssb_device *sdev,
119  const struct pci_dev *pdev);
120 
121 /* The GigE driver is not a standalone module, because we don't have support
122  * for unregistering the driver. So we could not unload the module anyway. */
123 extern int ssb_gige_init(void);
124 static inline void ssb_gige_exit(void)
125 {
126  /* Currently we can not unregister the GigE driver,
127  * because we can not unregister the PCI bridge. */
128  BUG();
129 }
130 
131 
132 #else /* CONFIG_SSB_DRIVER_GIGE */
133 /* Gigabit Ethernet driver disabled */
134 
135 
136 static inline int ssb_gige_pcibios_plat_dev_init(struct ssb_device *sdev,
137  struct pci_dev *pdev)
138 {
139  return -ENOSYS;
140 }
141 static inline int ssb_gige_map_irq(struct ssb_device *sdev,
142  const struct pci_dev *pdev)
143 {
144  return -ENOSYS;
145 }
146 static inline int ssb_gige_init(void)
147 {
148  return 0;
149 }
150 static inline void ssb_gige_exit(void)
151 {
152 }
153 
154 static inline bool pdev_is_ssb_gige_core(struct pci_dev *pdev)
155 {
156  return 0;
157 }
158 static inline struct ssb_gige * pdev_to_ssb_gige(struct pci_dev *pdev)
159 {
160  return NULL;
161 }
162 static inline bool ssb_gige_is_rgmii(struct pci_dev *pdev)
163 {
164  return 0;
165 }
166 static inline bool ssb_gige_have_roboswitch(struct pci_dev *pdev)
167 {
168  return 0;
169 }
170 static inline bool ssb_gige_one_dma_at_once(struct pci_dev *pdev)
171 {
172  return 0;
173 }
174 static inline bool ssb_gige_must_flush_posted_writes(struct pci_dev *pdev)
175 {
176  return 0;
177 }
178 
179 #endif /* CONFIG_SSB_DRIVER_GIGE */
180 #endif /* LINUX_SSB_DRIVER_GIGE_H_ */