26 static const struct IODATA common_init_data[] = {
47 static const struct IODATA dual_channel_enable_data = {0x08, 0xF0, 0xE0};
48 static const struct IODATA single_channel_enable_data = {0x08, 0xF0, 0x00};
49 static const struct IODATA dithering_enable_data = {0x0A, 0x70, 0x50};
50 static const struct IODATA dithering_disable_data = {0x0A, 0x70, 0x00};
51 static const struct IODATA vdd_on_data = {0x10, 0x20, 0x20};
52 static const struct IODATA vdd_off_data = {0x10, 0x20, 0x00};
67 *plvds_chip_info,
struct IODATA io_data)
71 index = io_data.
Index;
74 data = (data & (~io_data.
Mask)) | io_data.
Data;
87 for (i = 0; i < reg_num; i++)
89 plvds_chip_info, common_init_data[i]);
94 plvds_chip_info, dual_channel_enable_data);
97 plvds_chip_info, single_channel_enable_data);
101 plvds_chip_info, dithering_enable_data);
104 plvds_chip_info, dithering_disable_data);
130 viaparinfo->chip_info->lvds_chip_info.lvds_chip_slave_addr =
139 if (!((Buffer[0] == 0x06) && (Buffer[1] == 0x11)))
145 if ((Buffer[0] == 0x45) && (Buffer[1] == 0x33)) {
146 viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
154 static int get_clk_range_index(
u32 Clk)
176 io_data.
Index = 0x09;
180 plvds_chip_info, io_data);
182 io_data.Index = 0x08;
200 index = get_clk_range_index(plvds_setting_info->
vclk);
211 set_dpa_vt1636(plvds_setting_info, plvds_chip_info, pdpa);
224 index = get_clk_range_index(plvds_setting_info->
vclk);
229 set_dpa_vt1636(plvds_setting_info, plvds_chip_info, &dpa);
241 index = get_clk_range_index(plvds_setting_info->
vclk);