Go to the documentation of this file.
33 #ifndef LANCE_LOG_TX_BUFFERS
34 #define LANCE_LOG_TX_BUFFERS 1
35 #define LANCE_LOG_RX_BUFFERS 3
38 #define TX_RING_SIZE (1<<LANCE_LOG_TX_BUFFERS)
39 #define RX_RING_SIZE (1<<LANCE_LOG_RX_BUFFERS)
40 #define TX_RING_MOD_MASK (TX_RING_SIZE - 1)
41 #define RX_RING_MOD_MASK (RX_RING_SIZE - 1)
42 #define TX_RING_LEN_BITS ((LANCE_LOG_TX_BUFFERS) << 29)
43 #define RX_RING_LEN_BITS ((LANCE_LOG_RX_BUFFERS) << 29)
44 #define PKT_BUFF_SIZE (1544)
45 #define RX_BUFF_SIZE PKT_BUFF_SIZE
46 #define TX_BUFF_SIZE PKT_BUFF_SIZE
50 volatile unsigned short rmd0;
61 volatile unsigned short tmd0;
65 volatile unsigned short misc;
74 volatile unsigned short mode;
134 #define LE_CSR0 0x0000
135 #define LE_CSR1 0x0001
136 #define LE_CSR2 0x0002
137 #define LE_CSR3 0x0003
142 #define LE_C0_ERR 0x8000
143 #define LE_C0_BABL 0x4000
144 #define LE_C0_CERR 0x2000
145 #define LE_C0_MISS 0x1000
146 #define LE_C0_MERR 0x0800
147 #define LE_C0_RINT 0x0400
148 #define LE_C0_TINT 0x0200
149 #define LE_C0_IDON 0x0100
150 #define LE_C0_INTR 0x0080
152 #define LE_C0_INEA 0x0040
153 #define LE_C0_RXON 0x0020
154 #define LE_C0_TXON 0x0010
155 #define LE_C0_TDMD 0x0008
156 #define LE_C0_STOP 0x0004
157 #define LE_C0_STRT 0x0002
158 #define LE_C0_INIT 0x0001
164 #define LE_C3_BSWP 0x0004
166 #define LE_C3_ACON 0x0002
168 #define LE_C3_BCON 0x0001
174 #define LE_MO_PROM 0x8000
178 #define LE_MO_DRCVBC 0x4000
179 #define LE_MO_DRCVPA 0x2000
180 #define LE_MO_DLNKTST 0x1000
181 #define LE_MO_DAPC 0x0800
182 #define LE_MO_MENDECL 0x0400
183 #define LE_MO_LRTTSEL 0x0200
184 #define LE_MO_PSEL1 0x0100
185 #define LE_MO_PSEL0 0x0080
187 #define LE_MO_EMBA 0x0080
189 #define LE_MO_INTL 0x0040
190 #define LE_MO_DRTY 0x0020
191 #define LE_MO_FCOLL 0x0010
192 #define LE_MO_DXMTFCS 0x0008
193 #define LE_MO_LOOP 0x0004
194 #define LE_MO_DTX 0x0002
195 #define LE_MO_DRX 0x0001
201 #define LE_R1_OWN 0x80
202 #define LE_R1_ERR 0x40
203 #define LE_R1_FRA 0x20
204 #define LE_R1_OFL 0x10
205 #define LE_R1_CRC 0x08
206 #define LE_R1_BUF 0x04
207 #define LE_R1_SOP 0x02
208 #define LE_R1_EOP 0x01
209 #define LE_R1_POK 0x03
215 #define LE_T1_OWN 0x80
216 #define LE_T1_ERR 0x40
217 #define LE_T1_RES 0x20
218 #define LE_T1_EMORE 0x10
219 #define LE_T1_EONE 0x08
220 #define LE_T1_EDEF 0x04
221 #define LE_T1_SOP 0x02
222 #define LE_T1_EOP 0x01
223 #define LE_T1_POK 0x03
228 #define LE_T3_BUF 0x8000
229 #define LE_T3_UFL 0x4000
230 #define LE_T3_LCOL 0x1000
231 #define LE_T3_CLOS 0x0800
232 #define LE_T3_RTY 0x0400
233 #define LE_T3_TDR 0x03ff
237 #define TX_BUFFS_AVAIL ((lp->tx_old<=lp->tx_new)?\
238 lp->tx_old+lp->tx_ring_mod_mask-lp->tx_new:\
239 lp->tx_old - lp->tx_new-1)
242 #define LANCE_ADDR(x) ((int)(x) & ~0xff000000)
250 #ifdef CONFIG_NET_POLL_CONTROLLER