|
| #define | NR_IRQS 32 |
| |
| #define | FIRST_IRQ 0 |
| |
| #define | SOME_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, some) /* 0 ? */ |
| |
| #define | NMI_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, nmi) /* 1 */ |
| |
| #define | TIMER0_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, timer0) /* 2 */ |
| |
| #define | TIMER1_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, timer1) /* 3 */ |
| |
| #define | NETWORK_STATUS_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, network) /* 6 */ |
| |
| #define | SERIAL_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, serial) /* 8 */ |
| |
| #define | PA_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, pa) /* 11 */ |
| |
| #define | EXTDMA0_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, ext_dma0) |
| |
| #define | EXTDMA1_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, ext_dma1) |
| |
| #define | DMA0_TX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma0) |
| |
| #define | DMA1_RX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma1) |
| |
| #define | NETWORK_DMA_TX_IRQ_NBR DMA0_TX_IRQ_NBR |
| |
| #define | NETWORK_DMA_RX_IRQ_NBR DMA1_RX_IRQ_NBR |
| |
| #define | DMA2_TX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma2) |
| |
| #define | DMA3_RX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma3) |
| |
| #define | SER2_DMA_TX_IRQ_NBR DMA2_TX_IRQ_NBR |
| |
| #define | SER2_DMA_RX_IRQ_NBR DMA3_RX_IRQ_NBR |
| |
| #define | DMA4_TX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma4) |
| |
| #define | DMA5_RX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma5) |
| |
| #define | SER3_DMA_TX_IRQ_NBR DMA4_TX_IRQ_NBR |
| |
| #define | SER3_DMA_RX_IRQ_NBR DMA5_RX_IRQ_NBR |
| |
| #define | DMA6_TX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma6) |
| |
| #define | DMA7_RX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma7) |
| |
| #define | SER0_DMA_TX_IRQ_NBR DMA6_TX_IRQ_NBR |
| |
| #define | SER0_DMA_RX_IRQ_NBR DMA7_RX_IRQ_NBR |
| |
| #define | MEM2MEM_DMA_TX_IRQ_NBR DMA6_TX_IRQ_NBR |
| |
| #define | MEM2MEM_DMA_RX_IRQ_NBR DMA7_RX_IRQ_NBR |
| |
| #define | DMA8_TX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma8) |
| |
| #define | DMA9_RX_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, dma9) |
| |
| #define | SER1_DMA_TX_IRQ_NBR DMA8_TX_IRQ_NBR |
| |
| #define | SER1_DMA_RX_IRQ_NBR DMA9_RX_IRQ_NBR |
| |
| #define | USB_DMA_TX_IRQ_NBR DMA8_TX_IRQ_NBR |
| |
| #define | USB_DMA_RX_IRQ_NBR DMA9_RX_IRQ_NBR |
| |
| #define | USB_HC_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, usb) |
| |
| #define | __STR(x) #x |
| |
| #define | STR(x) __STR(x) |
| |
| #define | SAVE_ALL |
| |
| #define | BLOCK_IRQ(mask, nr) |
| |
| #define | UNBLOCK_IRQ(mask) |
| |
| #define | IRQ_NAME2(nr) nr##_interrupt(void) |
| |
| #define | IRQ_NAME(nr) IRQ_NAME2(IRQ##nr) |
| |
| #define | sIRQ_NAME(nr) IRQ_NAME2(sIRQ##nr) |
| |
| #define | BAD_IRQ_NAME(nr) IRQ_NAME2(bad_IRQ##nr) |
| |
| #define | BUILD_IRQ(nr, mask) |
| |
| #define | BUILD_TIMER_IRQ(nr, mask) |
| |