Go to the documentation of this file. 1 #ifndef _ASM_ARCH_CRIS_DMA_H
2 #define _ASM_ARCH_CRIS_DMA_H
6 #define MAX_DMA_CHANNELS 12
8 #define NETWORK_ETH_TX_DMA_NBR 0
9 #define NETWORK_ETH_RX_DMA_NBR 1
11 #define IO_PROC_DMA_TX_DMA_NBR 4
12 #define IO_PROC_DMA_RX_DMA_NBR 5
14 #define ASYNC_SER3_TX_DMA_NBR 2
15 #define ASYNC_SER3_RX_DMA_NBR 3
17 #define ASYNC_SER2_TX_DMA_NBR 6
18 #define ASYNC_SER2_RX_DMA_NBR 7
20 #define ASYNC_SER1_TX_DMA_NBR 4
21 #define ASYNC_SER1_RX_DMA_NBR 5
23 #define SYNC_SER_TX_DMA_NBR 6
24 #define SYNC_SER_RX_DMA_NBR 7
26 #define ASYNC_SER0_TX_DMA_NBR 0
27 #define ASYNC_SER0_RX_DMA_NBR 1
29 #define STRCOP_TX_DMA_NBR 2
30 #define STRCOP_RX_DMA_NBR 3
32 #define dma_eth0 dma_eth
33 #define dma_eth1 dma_eth
54 #define DMA_VERBOSE_ON_ERROR 1
55 #define DMA_PANIC_ON_ERROR (2|DMA_VERBOSE_ON_ERROR)