Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
Macros | Functions
gt64120.h File Reference
#include <asm/addrspace.h>
#include <asm/byteorder.h>
#include <mach-gt64120.h>

Go to the source code of this file.

Macros

#define MSK(n)   ((1 << (n)) - 1)
 
#define GT_CPU_OFS   0x000
 
#define GT_MULTI_OFS   0x120
 
#define GT_SCS10LD_OFS   0x008
 
#define GT_SCS10HD_OFS   0x010
 
#define GT_SCS32LD_OFS   0x018
 
#define GT_SCS32HD_OFS   0x020
 
#define GT_CS20LD_OFS   0x028
 
#define GT_CS20HD_OFS   0x030
 
#define GT_CS3BOOTLD_OFS   0x038
 
#define GT_CS3BOOTHD_OFS   0x040
 
#define GT_PCI0IOLD_OFS   0x048
 
#define GT_PCI0IOHD_OFS   0x050
 
#define GT_PCI0M0LD_OFS   0x058
 
#define GT_PCI0M0HD_OFS   0x060
 
#define GT_ISD_OFS   0x068
 
#define GT_PCI0M1LD_OFS   0x080
 
#define GT_PCI0M1HD_OFS   0x088
 
#define GT_PCI1IOLD_OFS   0x090
 
#define GT_PCI1IOHD_OFS   0x098
 
#define GT_PCI1M0LD_OFS   0x0a0
 
#define GT_PCI1M0HD_OFS   0x0a8
 
#define GT_PCI1M1LD_OFS   0x0b0
 
#define GT_PCI1M1HD_OFS   0x0b8
 
#define GT_PCI1M1LD_OFS   0x0b0
 
#define GT_PCI1M1HD_OFS   0x0b8
 
#define GT_SCS10AR_OFS   0x0d0
 
#define GT_SCS32AR_OFS   0x0d8
 
#define GT_CS20R_OFS   0x0e0
 
#define GT_CS3BOOTR_OFS   0x0e8
 
#define GT_PCI0IOREMAP_OFS   0x0f0
 
#define GT_PCI0M0REMAP_OFS   0x0f8
 
#define GT_PCI0M1REMAP_OFS   0x100
 
#define GT_PCI1IOREMAP_OFS   0x108
 
#define GT_PCI1M0REMAP_OFS   0x110
 
#define GT_PCI1M1REMAP_OFS   0x118
 
#define GT_CPUERR_ADDRLO_OFS   0x070
 
#define GT_CPUERR_ADDRHI_OFS   0x078
 
#define GT_CPUERR_DATALO_OFS   0x128 /* GT-64120A only */
 
#define GT_CPUERR_DATAHI_OFS   0x130 /* GT-64120A only */
 
#define GT_CPUERR_PARITY_OFS   0x138 /* GT-64120A only */
 
#define GT_PCI0SYNC_OFS   0x0c0
 
#define GT_PCI1SYNC_OFS   0x0c8
 
#define GT_SCS0LD_OFS   0x400
 
#define GT_SCS0HD_OFS   0x404
 
#define GT_SCS1LD_OFS   0x408
 
#define GT_SCS1HD_OFS   0x40c
 
#define GT_SCS2LD_OFS   0x410
 
#define GT_SCS2HD_OFS   0x414
 
#define GT_SCS3LD_OFS   0x418
 
#define GT_SCS3HD_OFS   0x41c
 
#define GT_CS0LD_OFS   0x420
 
#define GT_CS0HD_OFS   0x424
 
#define GT_CS1LD_OFS   0x428
 
#define GT_CS1HD_OFS   0x42c
 
#define GT_CS2LD_OFS   0x430
 
#define GT_CS2HD_OFS   0x434
 
#define GT_CS3LD_OFS   0x438
 
#define GT_CS3HD_OFS   0x43c
 
#define GT_BOOTLD_OFS   0x440
 
#define GT_BOOTHD_OFS   0x444
 
#define GT_ADERR_OFS   0x470
 
#define GT_SDRAM_CFG_OFS   0x448
 
#define GT_SDRAM_OPMODE_OFS   0x474
 
#define GT_SDRAM_BM_OFS   0x478
 
#define GT_SDRAM_ADDRDECODE_OFS   0x47c
 
#define GT_SDRAM_B0_OFS   0x44c
 
#define GT_SDRAM_B1_OFS   0x450
 
#define GT_SDRAM_B2_OFS   0x454
 
#define GT_SDRAM_B3_OFS   0x458
 
#define GT_DEV_B0_OFS   0x45c
 
#define GT_DEV_B1_OFS   0x460
 
#define GT_DEV_B2_OFS   0x464
 
#define GT_DEV_B3_OFS   0x468
 
#define GT_DEV_BOOT_OFS   0x46c
 
#define GT_ECC_ERRDATALO   0x480 /* GT-64120A only */
 
#define GT_ECC_ERRDATAHI   0x484 /* GT-64120A only */
 
#define GT_ECC_MEM   0x488 /* GT-64120A only */
 
#define GT_ECC_CALC   0x48c /* GT-64120A only */
 
#define GT_ECC_ERRADDR   0x490 /* GT-64120A only */
 
#define GT_DMA0_CNT_OFS   0x800
 
#define GT_DMA1_CNT_OFS   0x804
 
#define GT_DMA2_CNT_OFS   0x808
 
#define GT_DMA3_CNT_OFS   0x80c
 
#define GT_DMA0_SA_OFS   0x810
 
#define GT_DMA1_SA_OFS   0x814
 
#define GT_DMA2_SA_OFS   0x818
 
#define GT_DMA3_SA_OFS   0x81c
 
#define GT_DMA0_DA_OFS   0x820
 
#define GT_DMA1_DA_OFS   0x824
 
#define GT_DMA2_DA_OFS   0x828
 
#define GT_DMA3_DA_OFS   0x82c
 
#define GT_DMA0_NEXT_OFS   0x830
 
#define GT_DMA1_NEXT_OFS   0x834
 
#define GT_DMA2_NEXT_OFS   0x838
 
#define GT_DMA3_NEXT_OFS   0x83c
 
#define GT_DMA0_CUR_OFS   0x870
 
#define GT_DMA1_CUR_OFS   0x874
 
#define GT_DMA2_CUR_OFS   0x878
 
#define GT_DMA3_CUR_OFS   0x87c
 
#define GT_DMA0_CTRL_OFS   0x840
 
#define GT_DMA1_CTRL_OFS   0x844
 
#define GT_DMA2_CTRL_OFS   0x848
 
#define GT_DMA3_CTRL_OFS   0x84c
 
#define GT_DMA_ARB_OFS   0x860
 
#define GT_TC0_OFS   0x850
 
#define GT_TC1_OFS   0x854
 
#define GT_TC2_OFS   0x858
 
#define GT_TC3_OFS   0x85c
 
#define GT_TC_CONTROL_OFS   0x864
 
#define GT_PCI0_CMD_OFS   0xc00
 
#define GT_PCI0_TOR_OFS   0xc04
 
#define GT_PCI0_BS_SCS10_OFS   0xc08
 
#define GT_PCI0_BS_SCS32_OFS   0xc0c
 
#define GT_PCI0_BS_CS20_OFS   0xc10
 
#define GT_PCI0_BS_CS3BT_OFS   0xc14
 
#define GT_PCI1_IACK_OFS   0xc30
 
#define GT_PCI0_IACK_OFS   0xc34
 
#define GT_PCI0_BARE_OFS   0xc3c
 
#define GT_PCI0_PREFMBR_OFS   0xc40
 
#define GT_PCI0_SCS10_BAR_OFS   0xc48
 
#define GT_PCI0_SCS32_BAR_OFS   0xc4c
 
#define GT_PCI0_CS20_BAR_OFS   0xc50
 
#define GT_PCI0_CS3BT_BAR_OFS   0xc54
 
#define GT_PCI0_SSCS10_BAR_OFS   0xc58
 
#define GT_PCI0_SSCS32_BAR_OFS   0xc5c
 
#define GT_PCI0_SCS3BT_BAR_OFS   0xc64
 
#define GT_PCI1_CMD_OFS   0xc80
 
#define GT_PCI1_TOR_OFS   0xc84
 
#define GT_PCI1_BS_SCS10_OFS   0xc88
 
#define GT_PCI1_BS_SCS32_OFS   0xc8c
 
#define GT_PCI1_BS_CS20_OFS   0xc90
 
#define GT_PCI1_BS_CS3BT_OFS   0xc94
 
#define GT_PCI1_BARE_OFS   0xcbc
 
#define GT_PCI1_PREFMBR_OFS   0xcc0
 
#define GT_PCI1_SCS10_BAR_OFS   0xcc8
 
#define GT_PCI1_SCS32_BAR_OFS   0xccc
 
#define GT_PCI1_CS20_BAR_OFS   0xcd0
 
#define GT_PCI1_CS3BT_BAR_OFS   0xcd4
 
#define GT_PCI1_SSCS10_BAR_OFS   0xcd8
 
#define GT_PCI1_SSCS32_BAR_OFS   0xcdc
 
#define GT_PCI1_SCS3BT_BAR_OFS   0xce4
 
#define GT_PCI1_CFGADDR_OFS   0xcf0
 
#define GT_PCI1_CFGDATA_OFS   0xcf4
 
#define GT_PCI0_CFGADDR_OFS   0xcf8
 
#define GT_PCI0_CFGDATA_OFS   0xcfc
 
#define GT_INTRCAUSE_OFS   0xc18
 
#define GT_INTRMASK_OFS   0xc1c
 
#define GT_PCI0_ICMASK_OFS   0xc24
 
#define GT_PCI0_SERR0MASK_OFS   0xc28
 
#define GT_CPU_INTSEL_OFS   0xc70
 
#define GT_PCI0_INTSEL_OFS   0xc74
 
#define GT_HINTRCAUSE_OFS   0xc98
 
#define GT_HINTRMASK_OFS   0xc9c
 
#define GT_PCI0_HICMASK_OFS   0xca4
 
#define GT_PCI1_SERR1MASK_OFS   0xca8
 
#define INBOUND_MESSAGE_REGISTER0_PCI_SIDE   0x010
 
#define INBOUND_MESSAGE_REGISTER1_PCI_SIDE   0x014
 
#define OUTBOUND_MESSAGE_REGISTER0_PCI_SIDE   0x018
 
#define OUTBOUND_MESSAGE_REGISTER1_PCI_SIDE   0x01c
 
#define INBOUND_DOORBELL_REGISTER_PCI_SIDE   0x020
 
#define INBOUND_INTERRUPT_CAUSE_REGISTER_PCI_SIDE   0x024
 
#define INBOUND_INTERRUPT_MASK_REGISTER_PCI_SIDE   0x028
 
#define OUTBOUND_DOORBELL_REGISTER_PCI_SIDE   0x02c
 
#define OUTBOUND_INTERRUPT_CAUSE_REGISTER_PCI_SIDE   0x030
 
#define OUTBOUND_INTERRUPT_MASK_REGISTER_PCI_SIDE   0x034
 
#define INBOUND_QUEUE_PORT_VIRTUAL_REGISTER_PCI_SIDE   0x040
 
#define OUTBOUND_QUEUE_PORT_VIRTUAL_REGISTER_PCI_SIDE   0x044
 
#define QUEUE_CONTROL_REGISTER_PCI_SIDE   0x050
 
#define QUEUE_BASE_ADDRESS_REGISTER_PCI_SIDE   0x054
 
#define INBOUND_FREE_HEAD_POINTER_REGISTER_PCI_SIDE   0x060
 
#define INBOUND_FREE_TAIL_POINTER_REGISTER_PCI_SIDE   0x064
 
#define INBOUND_POST_HEAD_POINTER_REGISTER_PCI_SIDE   0x068
 
#define INBOUND_POST_TAIL_POINTER_REGISTER_PCI_SIDE   0x06c
 
#define OUTBOUND_FREE_HEAD_POINTER_REGISTER_PCI_SIDE   0x070
 
#define OUTBOUND_FREE_TAIL_POINTER_REGISTER_PCI_SIDE   0x074
 
#define OUTBOUND_POST_HEAD_POINTER_REGISTER_PCI_SIDE   0x078
 
#define OUTBOUND_POST_TAIL_POINTER_REGISTER_PCI_SIDE   0x07c
 
#define INBOUND_MESSAGE_REGISTER0_CPU_SIDE   0x1c10
 
#define INBOUND_MESSAGE_REGISTER1_CPU_SIDE   0x1c14
 
#define OUTBOUND_MESSAGE_REGISTER0_CPU_SIDE   0x1c18
 
#define OUTBOUND_MESSAGE_REGISTER1_CPU_SIDE   0x1c1c
 
#define INBOUND_DOORBELL_REGISTER_CPU_SIDE   0x1c20
 
#define INBOUND_INTERRUPT_CAUSE_REGISTER_CPU_SIDE   0x1c24
 
#define INBOUND_INTERRUPT_MASK_REGISTER_CPU_SIDE   0x1c28
 
#define OUTBOUND_DOORBELL_REGISTER_CPU_SIDE   0x1c2c
 
#define OUTBOUND_INTERRUPT_CAUSE_REGISTER_CPU_SIDE   0x1c30
 
#define OUTBOUND_INTERRUPT_MASK_REGISTER_CPU_SIDE   0x1c34
 
#define INBOUND_QUEUE_PORT_VIRTUAL_REGISTER_CPU_SIDE   0x1c40
 
#define OUTBOUND_QUEUE_PORT_VIRTUAL_REGISTER_CPU_SIDE   0x1c44
 
#define QUEUE_CONTROL_REGISTER_CPU_SIDE   0x1c50
 
#define QUEUE_BASE_ADDRESS_REGISTER_CPU_SIDE   0x1c54
 
#define INBOUND_FREE_HEAD_POINTER_REGISTER_CPU_SIDE   0x1c60
 
#define INBOUND_FREE_TAIL_POINTER_REGISTER_CPU_SIDE   0x1c64
 
#define INBOUND_POST_HEAD_POINTER_REGISTER_CPU_SIDE   0x1c68
 
#define INBOUND_POST_TAIL_POINTER_REGISTER_CPU_SIDE   0x1c6c
 
#define OUTBOUND_FREE_HEAD_POINTER_REGISTER_CPU_SIDE   0x1c70
 
#define OUTBOUND_FREE_TAIL_POINTER_REGISTER_CPU_SIDE   0x1c74
 
#define OUTBOUND_POST_HEAD_POINTER_REGISTER_CPU_SIDE   0x1c78
 
#define OUTBOUND_POST_TAIL_POINTER_REGISTER_CPU_SIDE   0x1c7c
 
#define GT_CPU_ENDIAN_SHF   12
 
#define GT_CPU_ENDIAN_MSK   (MSK(1) << GT_CPU_ENDIAN_SHF)
 
#define GT_CPU_ENDIAN_BIT   GT_CPU_ENDIAN_MSK
 
#define GT_CPU_WR_SHF   16
 
#define GT_CPU_WR_MSK   (MSK(1) << GT_CPU_WR_SHF)
 
#define GT_CPU_WR_BIT   GT_CPU_WR_MSK
 
#define GT_CPU_WR_DXDXDXDX   0
 
#define GT_CPU_WR_DDDD   1
 
#define GT_PCI_DCRM_SHF   21
 
#define GT_PCI_LD_SHF   0
 
#define GT_PCI_LD_MSK   (MSK(15) << GT_PCI_LD_SHF)
 
#define GT_PCI_HD_SHF   0
 
#define GT_PCI_HD_MSK   (MSK(7) << GT_PCI_HD_SHF)
 
#define GT_PCI_REMAP_SHF   0
 
#define GT_PCI_REMAP_MSK   (MSK(11) << GT_PCI_REMAP_SHF)
 
#define GT_CFGADDR_CFGEN_SHF   31
 
#define GT_CFGADDR_CFGEN_MSK   (MSK(1) << GT_CFGADDR_CFGEN_SHF)
 
#define GT_CFGADDR_CFGEN_BIT   GT_CFGADDR_CFGEN_MSK
 
#define GT_CFGADDR_BUSNUM_SHF   16
 
#define GT_CFGADDR_BUSNUM_MSK   (MSK(8) << GT_CFGADDR_BUSNUM_SHF)
 
#define GT_CFGADDR_DEVNUM_SHF   11
 
#define GT_CFGADDR_DEVNUM_MSK   (MSK(5) << GT_CFGADDR_DEVNUM_SHF)
 
#define GT_CFGADDR_FUNCNUM_SHF   8
 
#define GT_CFGADDR_FUNCNUM_MSK   (MSK(3) << GT_CFGADDR_FUNCNUM_SHF)
 
#define GT_CFGADDR_REGNUM_SHF   2
 
#define GT_CFGADDR_REGNUM_MSK   (MSK(6) << GT_CFGADDR_REGNUM_SHF)
 
#define GT_SDRAM_BM_ORDER_SHF   2
 
#define GT_SDRAM_BM_ORDER_MSK   (MSK(1) << GT_SDRAM_BM_ORDER_SHF)
 
#define GT_SDRAM_BM_ORDER_BIT   GT_SDRAM_BM_ORDER_MSK
 
#define GT_SDRAM_BM_ORDER_SUB   1
 
#define GT_SDRAM_BM_ORDER_LIN   0
 
#define GT_SDRAM_BM_RSVD_ALL1   0xffb
 
#define GT_SDRAM_ADDRDECODE_ADDR_SHF   0
 
#define GT_SDRAM_ADDRDECODE_ADDR_MSK   (MSK(3) << GT_SDRAM_ADDRDECODE_ADDR_SHF)
 
#define GT_SDRAM_ADDRDECODE_ADDR_0   0
 
#define GT_SDRAM_ADDRDECODE_ADDR_1   1
 
#define GT_SDRAM_ADDRDECODE_ADDR_2   2
 
#define GT_SDRAM_ADDRDECODE_ADDR_3   3
 
#define GT_SDRAM_ADDRDECODE_ADDR_4   4
 
#define GT_SDRAM_ADDRDECODE_ADDR_5   5
 
#define GT_SDRAM_ADDRDECODE_ADDR_6   6
 
#define GT_SDRAM_ADDRDECODE_ADDR_7   7
 
#define GT_SDRAM_B0_CASLAT_SHF   0
 
#define GT_SDRAM_B0_CASLAT_MSK   (MSK(2) << GT_SDRAM_B0__SHF)
 
#define GT_SDRAM_B0_CASLAT_2   1
 
#define GT_SDRAM_B0_CASLAT_3   2
 
#define GT_SDRAM_B0_FTDIS_SHF   2
 
#define GT_SDRAM_B0_FTDIS_MSK   (MSK(1) << GT_SDRAM_B0_FTDIS_SHF)
 
#define GT_SDRAM_B0_FTDIS_BIT   GT_SDRAM_B0_FTDIS_MSK
 
#define GT_SDRAM_B0_SRASPRCHG_SHF   3
 
#define GT_SDRAM_B0_SRASPRCHG_MSK   (MSK(1) << GT_SDRAM_B0_SRASPRCHG_SHF)
 
#define GT_SDRAM_B0_SRASPRCHG_BIT   GT_SDRAM_B0_SRASPRCHG_MSK
 
#define GT_SDRAM_B0_SRASPRCHG_2   0
 
#define GT_SDRAM_B0_SRASPRCHG_3   1
 
#define GT_SDRAM_B0_B0COMPAB_SHF   4
 
#define GT_SDRAM_B0_B0COMPAB_MSK   (MSK(1) << GT_SDRAM_B0_B0COMPAB_SHF)
 
#define GT_SDRAM_B0_B0COMPAB_BIT   GT_SDRAM_B0_B0COMPAB_MSK
 
#define GT_SDRAM_B0_64BITINT_SHF   5
 
#define GT_SDRAM_B0_64BITINT_MSK   (MSK(1) << GT_SDRAM_B0_64BITINT_SHF)
 
#define GT_SDRAM_B0_64BITINT_BIT   GT_SDRAM_B0_64BITINT_MSK
 
#define GT_SDRAM_B0_64BITINT_2   0
 
#define GT_SDRAM_B0_64BITINT_4   1
 
#define GT_SDRAM_B0_BW_SHF   6
 
#define GT_SDRAM_B0_BW_MSK   (MSK(1) << GT_SDRAM_B0_BW_SHF)
 
#define GT_SDRAM_B0_BW_BIT   GT_SDRAM_B0_BW_MSK
 
#define GT_SDRAM_B0_BW_32   0
 
#define GT_SDRAM_B0_BW_64   1
 
#define GT_SDRAM_B0_BLODD_SHF   7
 
#define GT_SDRAM_B0_BLODD_MSK   (MSK(1) << GT_SDRAM_B0_BLODD_SHF)
 
#define GT_SDRAM_B0_BLODD_BIT   GT_SDRAM_B0_BLODD_MSK
 
#define GT_SDRAM_B0_PAR_SHF   8
 
#define GT_SDRAM_B0_PAR_MSK   (MSK(1) << GT_SDRAM_B0_PAR_SHF)
 
#define GT_SDRAM_B0_PAR_BIT   GT_SDRAM_B0_PAR_MSK
 
#define GT_SDRAM_B0_BYPASS_SHF   9
 
#define GT_SDRAM_B0_BYPASS_MSK   (MSK(1) << GT_SDRAM_B0_BYPASS_SHF)
 
#define GT_SDRAM_B0_BYPASS_BIT   GT_SDRAM_B0_BYPASS_MSK
 
#define GT_SDRAM_B0_SRAS2SCAS_SHF   10
 
#define GT_SDRAM_B0_SRAS2SCAS_MSK   (MSK(1) << GT_SDRAM_B0_SRAS2SCAS_SHF)
 
#define GT_SDRAM_B0_SRAS2SCAS_BIT   GT_SDRAM_B0_SRAS2SCAS_MSK
 
#define GT_SDRAM_B0_SRAS2SCAS_2   0
 
#define GT_SDRAM_B0_SRAS2SCAS_3   1
 
#define GT_SDRAM_B0_SIZE_SHF   11
 
#define GT_SDRAM_B0_SIZE_MSK   (MSK(1) << GT_SDRAM_B0_SIZE_SHF)
 
#define GT_SDRAM_B0_SIZE_BIT   GT_SDRAM_B0_SIZE_MSK
 
#define GT_SDRAM_B0_SIZE_16M   0
 
#define GT_SDRAM_B0_SIZE_64M   1
 
#define GT_SDRAM_B0_EXTPAR_SHF   12
 
#define GT_SDRAM_B0_EXTPAR_MSK   (MSK(1) << GT_SDRAM_B0_EXTPAR_SHF)
 
#define GT_SDRAM_B0_EXTPAR_BIT   GT_SDRAM_B0_EXTPAR_MSK
 
#define GT_SDRAM_B0_BLEN_SHF   13
 
#define GT_SDRAM_B0_BLEN_MSK   (MSK(1) << GT_SDRAM_B0_BLEN_SHF)
 
#define GT_SDRAM_B0_BLEN_BIT   GT_SDRAM_B0_BLEN_MSK
 
#define GT_SDRAM_B0_BLEN_8   0
 
#define GT_SDRAM_B0_BLEN_4   1
 
#define GT_SDRAM_CFG_REFINT_SHF   0
 
#define GT_SDRAM_CFG_REFINT_MSK   (MSK(14) << GT_SDRAM_CFG_REFINT_SHF)
 
#define GT_SDRAM_CFG_NINTERLEAVE_SHF   14
 
#define GT_SDRAM_CFG_NINTERLEAVE_MSK   (MSK(1) << GT_SDRAM_CFG_NINTERLEAVE_SHF)
 
#define GT_SDRAM_CFG_NINTERLEAVE_BIT   GT_SDRAM_CFG_NINTERLEAVE_MSK
 
#define GT_SDRAM_CFG_RMW_SHF   15
 
#define GT_SDRAM_CFG_RMW_MSK   (MSK(1) << GT_SDRAM_CFG_RMW_SHF)
 
#define GT_SDRAM_CFG_RMW_BIT   GT_SDRAM_CFG_RMW_MSK
 
#define GT_SDRAM_CFG_NONSTAGREF_SHF   16
 
#define GT_SDRAM_CFG_NONSTAGREF_MSK   (MSK(1) << GT_SDRAM_CFG_NONSTAGREF_SHF)
 
#define GT_SDRAM_CFG_NONSTAGREF_BIT   GT_SDRAM_CFG_NONSTAGREF_MSK
 
#define GT_SDRAM_CFG_DUPCNTL_SHF   19
 
#define GT_SDRAM_CFG_DUPCNTL_MSK   (MSK(1) << GT_SDRAM_CFG_DUPCNTL_SHF)
 
#define GT_SDRAM_CFG_DUPCNTL_BIT   GT_SDRAM_CFG_DUPCNTL_MSK
 
#define GT_SDRAM_CFG_DUPBA_SHF   20
 
#define GT_SDRAM_CFG_DUPBA_MSK   (MSK(1) << GT_SDRAM_CFG_DUPBA_SHF)
 
#define GT_SDRAM_CFG_DUPBA_BIT   GT_SDRAM_CFG_DUPBA_MSK
 
#define GT_SDRAM_CFG_DUPEOT0_SHF   21
 
#define GT_SDRAM_CFG_DUPEOT0_MSK   (MSK(1) << GT_SDRAM_CFG_DUPEOT0_SHF)
 
#define GT_SDRAM_CFG_DUPEOT0_BIT   GT_SDRAM_CFG_DUPEOT0_MSK
 
#define GT_SDRAM_CFG_DUPEOT1_SHF   22
 
#define GT_SDRAM_CFG_DUPEOT1_MSK   (MSK(1) << GT_SDRAM_CFG_DUPEOT1_SHF)
 
#define GT_SDRAM_CFG_DUPEOT1_BIT   GT_SDRAM_CFG_DUPEOT1_MSK
 
#define GT_SDRAM_OPMODE_OP_SHF   0
 
#define GT_SDRAM_OPMODE_OP_MSK   (MSK(3) << GT_SDRAM_OPMODE_OP_SHF)
 
#define GT_SDRAM_OPMODE_OP_NORMAL   0
 
#define GT_SDRAM_OPMODE_OP_NOP   1
 
#define GT_SDRAM_OPMODE_OP_PRCHG   2
 
#define GT_SDRAM_OPMODE_OP_MODE   3
 
#define GT_SDRAM_OPMODE_OP_CBR   4
 
#define GT_TC_CONTROL_ENTC0_SHF   0
 
#define GT_TC_CONTROL_ENTC0_MSK   (MSK(1) << GT_TC_CONTROL_ENTC0_SHF)
 
#define GT_TC_CONTROL_ENTC0_BIT   GT_TC_CONTROL_ENTC0_MSK
 
#define GT_TC_CONTROL_SELTC0_SHF   1
 
#define GT_TC_CONTROL_SELTC0_MSK   (MSK(1) << GT_TC_CONTROL_SELTC0_SHF)
 
#define GT_TC_CONTROL_SELTC0_BIT   GT_TC_CONTROL_SELTC0_MSK
 
#define GT_PCI0_BARE_SWSCS3BOOTDIS_SHF   0
 
#define GT_PCI0_BARE_SWSCS3BOOTDIS_MSK   (MSK(1) << GT_PCI0_BARE_SWSCS3BOOTDIS_SHF)
 
#define GT_PCI0_BARE_SWSCS3BOOTDIS_BIT   GT_PCI0_BARE_SWSCS3BOOTDIS_MSK
 
#define GT_PCI0_BARE_SWSCS32DIS_SHF   1
 
#define GT_PCI0_BARE_SWSCS32DIS_MSK   (MSK(1) << GT_PCI0_BARE_SWSCS32DIS_SHF)
 
#define GT_PCI0_BARE_SWSCS32DIS_BIT   GT_PCI0_BARE_SWSCS32DIS_MSK
 
#define GT_PCI0_BARE_SWSCS10DIS_SHF   2
 
#define GT_PCI0_BARE_SWSCS10DIS_MSK   (MSK(1) << GT_PCI0_BARE_SWSCS10DIS_SHF)
 
#define GT_PCI0_BARE_SWSCS10DIS_BIT   GT_PCI0_BARE_SWSCS10DIS_MSK
 
#define GT_PCI0_BARE_INTIODIS_SHF   3
 
#define GT_PCI0_BARE_INTIODIS_MSK   (MSK(1) << GT_PCI0_BARE_INTIODIS_SHF)
 
#define GT_PCI0_BARE_INTIODIS_BIT   GT_PCI0_BARE_INTIODIS_MSK
 
#define GT_PCI0_BARE_INTMEMDIS_SHF   4
 
#define GT_PCI0_BARE_INTMEMDIS_MSK   (MSK(1) << GT_PCI0_BARE_INTMEMDIS_SHF)
 
#define GT_PCI0_BARE_INTMEMDIS_BIT   GT_PCI0_BARE_INTMEMDIS_MSK
 
#define GT_PCI0_BARE_CS3BOOTDIS_SHF   5
 
#define GT_PCI0_BARE_CS3BOOTDIS_MSK   (MSK(1) << GT_PCI0_BARE_CS3BOOTDIS_SHF)
 
#define GT_PCI0_BARE_CS3BOOTDIS_BIT   GT_PCI0_BARE_CS3BOOTDIS_MSK
 
#define GT_PCI0_BARE_CS20DIS_SHF   6
 
#define GT_PCI0_BARE_CS20DIS_MSK   (MSK(1) << GT_PCI0_BARE_CS20DIS_SHF)
 
#define GT_PCI0_BARE_CS20DIS_BIT   GT_PCI0_BARE_CS20DIS_MSK
 
#define GT_PCI0_BARE_SCS32DIS_SHF   7
 
#define GT_PCI0_BARE_SCS32DIS_MSK   (MSK(1) << GT_PCI0_BARE_SCS32DIS_SHF)
 
#define GT_PCI0_BARE_SCS32DIS_BIT   GT_PCI0_BARE_SCS32DIS_MSK
 
#define GT_PCI0_BARE_SCS10DIS_SHF   8
 
#define GT_PCI0_BARE_SCS10DIS_MSK   (MSK(1) << GT_PCI0_BARE_SCS10DIS_SHF)
 
#define GT_PCI0_BARE_SCS10DIS_BIT   GT_PCI0_BARE_SCS10DIS_MSK
 
#define GT_INTRCAUSE_MASABORT0_SHF   18
 
#define GT_INTRCAUSE_MASABORT0_MSK   (MSK(1) << GT_INTRCAUSE_MASABORT0_SHF)
 
#define GT_INTRCAUSE_MASABORT0_BIT   GT_INTRCAUSE_MASABORT0_MSK
 
#define GT_INTRCAUSE_TARABORT0_SHF   19
 
#define GT_INTRCAUSE_TARABORT0_MSK   (MSK(1) << GT_INTRCAUSE_TARABORT0_SHF)
 
#define GT_INTRCAUSE_TARABORT0_BIT   GT_INTRCAUSE_TARABORT0_MSK
 
#define GT_PCI0_CFGADDR_REGNUM_SHF   2
 
#define GT_PCI0_CFGADDR_REGNUM_MSK   (MSK(6) << GT_PCI0_CFGADDR_REGNUM_SHF)
 
#define GT_PCI0_CFGADDR_FUNCTNUM_SHF   8
 
#define GT_PCI0_CFGADDR_FUNCTNUM_MSK   (MSK(3) << GT_PCI0_CFGADDR_FUNCTNUM_SHF)
 
#define GT_PCI0_CFGADDR_DEVNUM_SHF   11
 
#define GT_PCI0_CFGADDR_DEVNUM_MSK   (MSK(5) << GT_PCI0_CFGADDR_DEVNUM_SHF)
 
#define GT_PCI0_CFGADDR_BUSNUM_SHF   16
 
#define GT_PCI0_CFGADDR_BUSNUM_MSK   (MSK(8) << GT_PCI0_CFGADDR_BUSNUM_SHF)
 
#define GT_PCI0_CFGADDR_CONFIGEN_SHF   31
 
#define GT_PCI0_CFGADDR_CONFIGEN_MSK   (MSK(1) << GT_PCI0_CFGADDR_CONFIGEN_SHF)
 
#define GT_PCI0_CFGADDR_CONFIGEN_BIT   GT_PCI0_CFGADDR_CONFIGEN_MSK
 
#define GT_PCI0_CMD_MBYTESWAP_SHF   0
 
#define GT_PCI0_CMD_MBYTESWAP_MSK   (MSK(1) << GT_PCI0_CMD_MBYTESWAP_SHF)
 
#define GT_PCI0_CMD_MBYTESWAP_BIT   GT_PCI0_CMD_MBYTESWAP_MSK
 
#define GT_PCI0_CMD_MWORDSWAP_SHF   10
 
#define GT_PCI0_CMD_MWORDSWAP_MSK   (MSK(1) << GT_PCI0_CMD_MWORDSWAP_SHF)
 
#define GT_PCI0_CMD_MWORDSWAP_BIT   GT_PCI0_CMD_MWORDSWAP_MSK
 
#define GT_PCI0_CMD_SBYTESWAP_SHF   16
 
#define GT_PCI0_CMD_SBYTESWAP_MSK   (MSK(1) << GT_PCI0_CMD_SBYTESWAP_SHF)
 
#define GT_PCI0_CMD_SBYTESWAP_BIT   GT_PCI0_CMD_SBYTESWAP_MSK
 
#define GT_PCI0_CMD_SWORDSWAP_SHF   11
 
#define GT_PCI0_CMD_SWORDSWAP_MSK   (MSK(1) << GT_PCI0_CMD_SWORDSWAP_SHF)
 
#define GT_PCI0_CMD_SWORDSWAP_BIT   GT_PCI0_CMD_SWORDSWAP_MSK
 
#define GT_INTR_T0EXP_SHF   8
 
#define GT_INTR_T0EXP_MSK   (MSK(1) << GT_INTR_T0EXP_SHF)
 
#define GT_INTR_T0EXP_BIT   GT_INTR_T0EXP_MSK
 
#define GT_INTR_RETRYCTR0_SHF   20
 
#define GT_INTR_RETRYCTR0_MSK   (MSK(1) << GT_INTR_RETRYCTR0_SHF)
 
#define GT_INTR_RETRYCTR0_BIT   GT_INTR_RETRYCTR0_MSK
 
#define GT_DEF_PCI0_IO_BASE   0x10000000UL
 
#define GT_DEF_PCI0_IO_SIZE   0x02000000UL
 
#define GT_DEF_PCI0_MEM0_BASE   0x12000000UL
 
#define GT_DEF_PCI0_MEM0_SIZE   0x02000000UL
 
#define GT_DEF_BASE   0x14000000UL
 
#define GT_MAX_BANKSIZE   (256 * 1024 * 1024) /* Max 256MB bank */
 
#define GT_LATTIM_MIN   6 /* Minimum lat */
 
#define __GT_READ(ofs)   (*(volatile u32 *)(GT64120_BASE+(ofs)))
 
#define __GT_WRITE(ofs, data)   do { *(volatile u32 *)(GT64120_BASE+(ofs)) = (data); } while (0)
 
#define GT_READ(ofs)   le32_to_cpu(__GT_READ(ofs))
 
#define GT_WRITE(ofs, data)   __GT_WRITE(ofs, cpu_to_le32(data))
 

Functions

void gt641xx_set_base_clock (unsigned int clock)
 
int gt641xx_timer0_state (void)
 

Macro Definition Documentation

#define __GT_READ (   ofs)    (*(volatile u32 *)(GT64120_BASE+(ofs)))

Definition at line 568 of file gt64120.h.

#define __GT_WRITE (   ofs,
  data 
)    do { *(volatile u32 *)(GT64120_BASE+(ofs)) = (data); } while (0)

Definition at line 570 of file gt64120.h.

#define GT_ADERR_OFS   0x470

Definition at line 107 of file gt64120.h.

#define GT_BOOTHD_OFS   0x444

Definition at line 105 of file gt64120.h.

#define GT_BOOTLD_OFS   0x440

Definition at line 104 of file gt64120.h.

#define GT_CFGADDR_BUSNUM_MSK   (MSK(8) << GT_CFGADDR_BUSNUM_SHF)

Definition at line 316 of file gt64120.h.

#define GT_CFGADDR_BUSNUM_SHF   16

Definition at line 315 of file gt64120.h.

#define GT_CFGADDR_CFGEN_BIT   GT_CFGADDR_CFGEN_MSK

Definition at line 313 of file gt64120.h.

#define GT_CFGADDR_CFGEN_MSK   (MSK(1) << GT_CFGADDR_CFGEN_SHF)

Definition at line 312 of file gt64120.h.

#define GT_CFGADDR_CFGEN_SHF   31

Definition at line 311 of file gt64120.h.

#define GT_CFGADDR_DEVNUM_MSK   (MSK(5) << GT_CFGADDR_DEVNUM_SHF)

Definition at line 319 of file gt64120.h.

#define GT_CFGADDR_DEVNUM_SHF   11

Definition at line 318 of file gt64120.h.

#define GT_CFGADDR_FUNCNUM_MSK   (MSK(3) << GT_CFGADDR_FUNCNUM_SHF)

Definition at line 322 of file gt64120.h.

#define GT_CFGADDR_FUNCNUM_SHF   8

Definition at line 321 of file gt64120.h.

#define GT_CFGADDR_REGNUM_MSK   (MSK(6) << GT_CFGADDR_REGNUM_SHF)

Definition at line 325 of file gt64120.h.

#define GT_CFGADDR_REGNUM_SHF   2

Definition at line 324 of file gt64120.h.

#define GT_CPU_ENDIAN_BIT   GT_CPU_ENDIAN_MSK

Definition at line 294 of file gt64120.h.

#define GT_CPU_ENDIAN_MSK   (MSK(1) << GT_CPU_ENDIAN_SHF)

Definition at line 293 of file gt64120.h.

#define GT_CPU_ENDIAN_SHF   12

Definition at line 292 of file gt64120.h.

#define GT_CPU_INTSEL_OFS   0xc70

Definition at line 230 of file gt64120.h.

#define GT_CPU_OFS   0x000

Definition at line 33 of file gt64120.h.

#define GT_CPU_WR_BIT   GT_CPU_WR_MSK

Definition at line 297 of file gt64120.h.

#define GT_CPU_WR_DDDD   1

Definition at line 299 of file gt64120.h.

#define GT_CPU_WR_DXDXDXDX   0

Definition at line 298 of file gt64120.h.

#define GT_CPU_WR_MSK   (MSK(1) << GT_CPU_WR_SHF)

Definition at line 296 of file gt64120.h.

#define GT_CPU_WR_SHF   16

Definition at line 295 of file gt64120.h.

#define GT_CPUERR_ADDRHI_OFS   0x078

Definition at line 77 of file gt64120.h.

#define GT_CPUERR_ADDRLO_OFS   0x070

Definition at line 76 of file gt64120.h.

#define GT_CPUERR_DATAHI_OFS   0x130 /* GT-64120A only */

Definition at line 80 of file gt64120.h.

#define GT_CPUERR_DATALO_OFS   0x128 /* GT-64120A only */

Definition at line 79 of file gt64120.h.

#define GT_CPUERR_PARITY_OFS   0x138 /* GT-64120A only */

Definition at line 81 of file gt64120.h.

#define GT_CS0HD_OFS   0x424

Definition at line 97 of file gt64120.h.

#define GT_CS0LD_OFS   0x420

Definition at line 96 of file gt64120.h.

#define GT_CS1HD_OFS   0x42c

Definition at line 99 of file gt64120.h.

#define GT_CS1LD_OFS   0x428

Definition at line 98 of file gt64120.h.

#define GT_CS20HD_OFS   0x030

Definition at line 43 of file gt64120.h.

#define GT_CS20LD_OFS   0x028

Definition at line 42 of file gt64120.h.

#define GT_CS20R_OFS   0x0e0

Definition at line 65 of file gt64120.h.

#define GT_CS2HD_OFS   0x434

Definition at line 101 of file gt64120.h.

#define GT_CS2LD_OFS   0x430

Definition at line 100 of file gt64120.h.

#define GT_CS3BOOTHD_OFS   0x040

Definition at line 45 of file gt64120.h.

#define GT_CS3BOOTLD_OFS   0x038

Definition at line 44 of file gt64120.h.

#define GT_CS3BOOTR_OFS   0x0e8

Definition at line 66 of file gt64120.h.

#define GT_CS3HD_OFS   0x43c

Definition at line 103 of file gt64120.h.

#define GT_CS3LD_OFS   0x438

Definition at line 102 of file gt64120.h.

#define GT_DEF_BASE   0x14000000UL

Definition at line 547 of file gt64120.h.

#define GT_DEF_PCI0_IO_BASE   0x10000000UL

Definition at line 543 of file gt64120.h.

#define GT_DEF_PCI0_IO_SIZE   0x02000000UL

Definition at line 544 of file gt64120.h.

#define GT_DEF_PCI0_MEM0_BASE   0x12000000UL

Definition at line 545 of file gt64120.h.

#define GT_DEF_PCI0_MEM0_SIZE   0x02000000UL

Definition at line 546 of file gt64120.h.

#define GT_DEV_B0_OFS   0x45c

Definition at line 123 of file gt64120.h.

#define GT_DEV_B1_OFS   0x460

Definition at line 124 of file gt64120.h.

#define GT_DEV_B2_OFS   0x464

Definition at line 125 of file gt64120.h.

#define GT_DEV_B3_OFS   0x468

Definition at line 126 of file gt64120.h.

#define GT_DEV_BOOT_OFS   0x46c

Definition at line 127 of file gt64120.h.

#define GT_DMA0_CNT_OFS   0x800

Definition at line 137 of file gt64120.h.

#define GT_DMA0_CTRL_OFS   0x840

Definition at line 160 of file gt64120.h.

#define GT_DMA0_CUR_OFS   0x870

Definition at line 154 of file gt64120.h.

#define GT_DMA0_DA_OFS   0x820

Definition at line 145 of file gt64120.h.

#define GT_DMA0_NEXT_OFS   0x830

Definition at line 149 of file gt64120.h.

#define GT_DMA0_SA_OFS   0x810

Definition at line 141 of file gt64120.h.

#define GT_DMA1_CNT_OFS   0x804

Definition at line 138 of file gt64120.h.

#define GT_DMA1_CTRL_OFS   0x844

Definition at line 161 of file gt64120.h.

#define GT_DMA1_CUR_OFS   0x874

Definition at line 155 of file gt64120.h.

#define GT_DMA1_DA_OFS   0x824

Definition at line 146 of file gt64120.h.

#define GT_DMA1_NEXT_OFS   0x834

Definition at line 150 of file gt64120.h.

#define GT_DMA1_SA_OFS   0x814

Definition at line 142 of file gt64120.h.

#define GT_DMA2_CNT_OFS   0x808

Definition at line 139 of file gt64120.h.

#define GT_DMA2_CTRL_OFS   0x848

Definition at line 162 of file gt64120.h.

#define GT_DMA2_CUR_OFS   0x878

Definition at line 156 of file gt64120.h.

#define GT_DMA2_DA_OFS   0x828

Definition at line 147 of file gt64120.h.

#define GT_DMA2_NEXT_OFS   0x838

Definition at line 151 of file gt64120.h.

#define GT_DMA2_SA_OFS   0x818

Definition at line 143 of file gt64120.h.

#define GT_DMA3_CNT_OFS   0x80c

Definition at line 140 of file gt64120.h.

#define GT_DMA3_CTRL_OFS   0x84c

Definition at line 163 of file gt64120.h.

#define GT_DMA3_CUR_OFS   0x87c

Definition at line 157 of file gt64120.h.

#define GT_DMA3_DA_OFS   0x82c

Definition at line 148 of file gt64120.h.

#define GT_DMA3_NEXT_OFS   0x83c

Definition at line 152 of file gt64120.h.

#define GT_DMA3_SA_OFS   0x81c

Definition at line 144 of file gt64120.h.

#define GT_DMA_ARB_OFS   0x860

Definition at line 166 of file gt64120.h.

#define GT_ECC_CALC   0x48c /* GT-64120A only */

Definition at line 133 of file gt64120.h.

#define GT_ECC_ERRADDR   0x490 /* GT-64120A only */

Definition at line 134 of file gt64120.h.

#define GT_ECC_ERRDATAHI   0x484 /* GT-64120A only */

Definition at line 131 of file gt64120.h.

#define GT_ECC_ERRDATALO   0x480 /* GT-64120A only */

Definition at line 130 of file gt64120.h.

#define GT_ECC_MEM   0x488 /* GT-64120A only */

Definition at line 132 of file gt64120.h.

#define GT_HINTRCAUSE_OFS   0xc98

Definition at line 233 of file gt64120.h.

#define GT_HINTRMASK_OFS   0xc9c

Definition at line 234 of file gt64120.h.

#define GT_INTR_RETRYCTR0_BIT   GT_INTR_RETRYCTR0_MSK

Definition at line 538 of file gt64120.h.

#define GT_INTR_RETRYCTR0_MSK   (MSK(1) << GT_INTR_RETRYCTR0_SHF)

Definition at line 537 of file gt64120.h.

#define GT_INTR_RETRYCTR0_SHF   20

Definition at line 536 of file gt64120.h.

#define GT_INTR_T0EXP_BIT   GT_INTR_T0EXP_MSK

Definition at line 535 of file gt64120.h.

#define GT_INTR_T0EXP_MSK   (MSK(1) << GT_INTR_T0EXP_SHF)

Definition at line 534 of file gt64120.h.

#define GT_INTR_T0EXP_SHF   8

Definition at line 533 of file gt64120.h.

#define GT_INTRCAUSE_MASABORT0_BIT   GT_INTRCAUSE_MASABORT0_MSK

Definition at line 501 of file gt64120.h.

#define GT_INTRCAUSE_MASABORT0_MSK   (MSK(1) << GT_INTRCAUSE_MASABORT0_SHF)

Definition at line 500 of file gt64120.h.

#define GT_INTRCAUSE_MASABORT0_SHF   18

Definition at line 499 of file gt64120.h.

#define GT_INTRCAUSE_OFS   0xc18

Definition at line 224 of file gt64120.h.

#define GT_INTRCAUSE_TARABORT0_BIT   GT_INTRCAUSE_TARABORT0_MSK

Definition at line 505 of file gt64120.h.

#define GT_INTRCAUSE_TARABORT0_MSK   (MSK(1) << GT_INTRCAUSE_TARABORT0_SHF)

Definition at line 504 of file gt64120.h.

#define GT_INTRCAUSE_TARABORT0_SHF   19

Definition at line 503 of file gt64120.h.

#define GT_INTRMASK_OFS   0xc1c

Definition at line 225 of file gt64120.h.

#define GT_ISD_OFS   0x068

Definition at line 50 of file gt64120.h.

#define GT_LATTIM_MIN   6 /* Minimum lat */

Definition at line 550 of file gt64120.h.

#define GT_MAX_BANKSIZE   (256 * 1024 * 1024) /* Max 256MB bank */

Definition at line 549 of file gt64120.h.

#define GT_MULTI_OFS   0x120

Definition at line 35 of file gt64120.h.

#define GT_PCI0_BARE_CS20DIS_BIT   GT_PCI0_BARE_CS20DIS_MSK

Definition at line 488 of file gt64120.h.

#define GT_PCI0_BARE_CS20DIS_MSK   (MSK(1) << GT_PCI0_BARE_CS20DIS_SHF)

Definition at line 487 of file gt64120.h.

#define GT_PCI0_BARE_CS20DIS_SHF   6

Definition at line 486 of file gt64120.h.

#define GT_PCI0_BARE_CS3BOOTDIS_BIT   GT_PCI0_BARE_CS3BOOTDIS_MSK

Definition at line 484 of file gt64120.h.

#define GT_PCI0_BARE_CS3BOOTDIS_MSK   (MSK(1) << GT_PCI0_BARE_CS3BOOTDIS_SHF)

Definition at line 483 of file gt64120.h.

#define GT_PCI0_BARE_CS3BOOTDIS_SHF   5

Definition at line 482 of file gt64120.h.

#define GT_PCI0_BARE_INTIODIS_BIT   GT_PCI0_BARE_INTIODIS_MSK

Definition at line 476 of file gt64120.h.

#define GT_PCI0_BARE_INTIODIS_MSK   (MSK(1) << GT_PCI0_BARE_INTIODIS_SHF)

Definition at line 475 of file gt64120.h.

#define GT_PCI0_BARE_INTIODIS_SHF   3

Definition at line 474 of file gt64120.h.

#define GT_PCI0_BARE_INTMEMDIS_BIT   GT_PCI0_BARE_INTMEMDIS_MSK

Definition at line 480 of file gt64120.h.

#define GT_PCI0_BARE_INTMEMDIS_MSK   (MSK(1) << GT_PCI0_BARE_INTMEMDIS_SHF)

Definition at line 479 of file gt64120.h.

#define GT_PCI0_BARE_INTMEMDIS_SHF   4

Definition at line 478 of file gt64120.h.

#define GT_PCI0_BARE_OFS   0xc3c

Definition at line 187 of file gt64120.h.

#define GT_PCI0_BARE_SCS10DIS_BIT   GT_PCI0_BARE_SCS10DIS_MSK

Definition at line 496 of file gt64120.h.

#define GT_PCI0_BARE_SCS10DIS_MSK   (MSK(1) << GT_PCI0_BARE_SCS10DIS_SHF)

Definition at line 495 of file gt64120.h.

#define GT_PCI0_BARE_SCS10DIS_SHF   8

Definition at line 494 of file gt64120.h.

#define GT_PCI0_BARE_SCS32DIS_BIT   GT_PCI0_BARE_SCS32DIS_MSK

Definition at line 492 of file gt64120.h.

#define GT_PCI0_BARE_SCS32DIS_MSK   (MSK(1) << GT_PCI0_BARE_SCS32DIS_SHF)

Definition at line 491 of file gt64120.h.

#define GT_PCI0_BARE_SCS32DIS_SHF   7

Definition at line 490 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS10DIS_BIT   GT_PCI0_BARE_SWSCS10DIS_MSK

Definition at line 472 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS10DIS_MSK   (MSK(1) << GT_PCI0_BARE_SWSCS10DIS_SHF)

Definition at line 471 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS10DIS_SHF   2

Definition at line 470 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS32DIS_BIT   GT_PCI0_BARE_SWSCS32DIS_MSK

Definition at line 468 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS32DIS_MSK   (MSK(1) << GT_PCI0_BARE_SWSCS32DIS_SHF)

Definition at line 467 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS32DIS_SHF   1

Definition at line 466 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS3BOOTDIS_BIT   GT_PCI0_BARE_SWSCS3BOOTDIS_MSK

Definition at line 464 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS3BOOTDIS_MSK   (MSK(1) << GT_PCI0_BARE_SWSCS3BOOTDIS_SHF)

Definition at line 463 of file gt64120.h.

#define GT_PCI0_BARE_SWSCS3BOOTDIS_SHF   0

Definition at line 462 of file gt64120.h.

#define GT_PCI0_BS_CS20_OFS   0xc10

Definition at line 181 of file gt64120.h.

#define GT_PCI0_BS_CS3BT_OFS   0xc14

Definition at line 182 of file gt64120.h.

#define GT_PCI0_BS_SCS10_OFS   0xc08

Definition at line 179 of file gt64120.h.

#define GT_PCI0_BS_SCS32_OFS   0xc0c

Definition at line 180 of file gt64120.h.

#define GT_PCI0_CFGADDR_BUSNUM_MSK   (MSK(8) << GT_PCI0_CFGADDR_BUSNUM_SHF)

Definition at line 515 of file gt64120.h.

#define GT_PCI0_CFGADDR_BUSNUM_SHF   16

Definition at line 514 of file gt64120.h.

#define GT_PCI0_CFGADDR_CONFIGEN_BIT   GT_PCI0_CFGADDR_CONFIGEN_MSK

Definition at line 518 of file gt64120.h.

#define GT_PCI0_CFGADDR_CONFIGEN_MSK   (MSK(1) << GT_PCI0_CFGADDR_CONFIGEN_SHF)

Definition at line 517 of file gt64120.h.

#define GT_PCI0_CFGADDR_CONFIGEN_SHF   31

Definition at line 516 of file gt64120.h.

#define GT_PCI0_CFGADDR_DEVNUM_MSK   (MSK(5) << GT_PCI0_CFGADDR_DEVNUM_SHF)

Definition at line 513 of file gt64120.h.

#define GT_PCI0_CFGADDR_DEVNUM_SHF   11

Definition at line 512 of file gt64120.h.

#define GT_PCI0_CFGADDR_FUNCTNUM_MSK   (MSK(3) << GT_PCI0_CFGADDR_FUNCTNUM_SHF)

Definition at line 511 of file gt64120.h.

#define GT_PCI0_CFGADDR_FUNCTNUM_SHF   8

Definition at line 510 of file gt64120.h.

#define GT_PCI0_CFGADDR_OFS   0xcf8

Definition at line 220 of file gt64120.h.

#define GT_PCI0_CFGADDR_REGNUM_MSK   (MSK(6) << GT_PCI0_CFGADDR_REGNUM_SHF)

Definition at line 509 of file gt64120.h.

#define GT_PCI0_CFGADDR_REGNUM_SHF   2

Definition at line 508 of file gt64120.h.

#define GT_PCI0_CFGDATA_OFS   0xcfc

Definition at line 221 of file gt64120.h.

#define GT_PCI0_CMD_MBYTESWAP_BIT   GT_PCI0_CMD_MBYTESWAP_MSK

Definition at line 522 of file gt64120.h.

#define GT_PCI0_CMD_MBYTESWAP_MSK   (MSK(1) << GT_PCI0_CMD_MBYTESWAP_SHF)

Definition at line 521 of file gt64120.h.

#define GT_PCI0_CMD_MBYTESWAP_SHF   0

Definition at line 520 of file gt64120.h.

#define GT_PCI0_CMD_MWORDSWAP_BIT   GT_PCI0_CMD_MWORDSWAP_MSK

Definition at line 525 of file gt64120.h.

#define GT_PCI0_CMD_MWORDSWAP_MSK   (MSK(1) << GT_PCI0_CMD_MWORDSWAP_SHF)

Definition at line 524 of file gt64120.h.

#define GT_PCI0_CMD_MWORDSWAP_SHF   10

Definition at line 523 of file gt64120.h.

#define GT_PCI0_CMD_OFS   0xc00

Definition at line 177 of file gt64120.h.

#define GT_PCI0_CMD_SBYTESWAP_BIT   GT_PCI0_CMD_SBYTESWAP_MSK

Definition at line 528 of file gt64120.h.

#define GT_PCI0_CMD_SBYTESWAP_MSK   (MSK(1) << GT_PCI0_CMD_SBYTESWAP_SHF)

Definition at line 527 of file gt64120.h.

#define GT_PCI0_CMD_SBYTESWAP_SHF   16

Definition at line 526 of file gt64120.h.

#define GT_PCI0_CMD_SWORDSWAP_BIT   GT_PCI0_CMD_SWORDSWAP_MSK

Definition at line 531 of file gt64120.h.

#define GT_PCI0_CMD_SWORDSWAP_MSK   (MSK(1) << GT_PCI0_CMD_SWORDSWAP_SHF)

Definition at line 530 of file gt64120.h.

#define GT_PCI0_CMD_SWORDSWAP_SHF   11

Definition at line 529 of file gt64120.h.

#define GT_PCI0_CS20_BAR_OFS   0xc50

Definition at line 192 of file gt64120.h.

#define GT_PCI0_CS3BT_BAR_OFS   0xc54

Definition at line 193 of file gt64120.h.

#define GT_PCI0_HICMASK_OFS   0xca4

Definition at line 236 of file gt64120.h.

#define GT_PCI0_IACK_OFS   0xc34

Definition at line 185 of file gt64120.h.

#define GT_PCI0_ICMASK_OFS   0xc24

Definition at line 227 of file gt64120.h.

#define GT_PCI0_INTSEL_OFS   0xc74

Definition at line 231 of file gt64120.h.

#define GT_PCI0_PREFMBR_OFS   0xc40

Definition at line 188 of file gt64120.h.

#define GT_PCI0_SCS10_BAR_OFS   0xc48

Definition at line 190 of file gt64120.h.

#define GT_PCI0_SCS32_BAR_OFS   0xc4c

Definition at line 191 of file gt64120.h.

#define GT_PCI0_SCS3BT_BAR_OFS   0xc64

Definition at line 197 of file gt64120.h.

#define GT_PCI0_SERR0MASK_OFS   0xc28

Definition at line 228 of file gt64120.h.

#define GT_PCI0_SSCS10_BAR_OFS   0xc58

Definition at line 194 of file gt64120.h.

#define GT_PCI0_SSCS32_BAR_OFS   0xc5c

Definition at line 195 of file gt64120.h.

#define GT_PCI0_TOR_OFS   0xc04

Definition at line 178 of file gt64120.h.

#define GT_PCI0IOHD_OFS   0x050

Definition at line 47 of file gt64120.h.

#define GT_PCI0IOLD_OFS   0x048

Definition at line 46 of file gt64120.h.

#define GT_PCI0IOREMAP_OFS   0x0f0

Definition at line 68 of file gt64120.h.

#define GT_PCI0M0HD_OFS   0x060

Definition at line 49 of file gt64120.h.

#define GT_PCI0M0LD_OFS   0x058

Definition at line 48 of file gt64120.h.

#define GT_PCI0M0REMAP_OFS   0x0f8

Definition at line 69 of file gt64120.h.

#define GT_PCI0M1HD_OFS   0x088

Definition at line 53 of file gt64120.h.

#define GT_PCI0M1LD_OFS   0x080

Definition at line 52 of file gt64120.h.

#define GT_PCI0M1REMAP_OFS   0x100

Definition at line 70 of file gt64120.h.

#define GT_PCI0SYNC_OFS   0x0c0

Definition at line 84 of file gt64120.h.

#define GT_PCI1_BARE_OFS   0xcbc

Definition at line 206 of file gt64120.h.

#define GT_PCI1_BS_CS20_OFS   0xc90

Definition at line 203 of file gt64120.h.

#define GT_PCI1_BS_CS3BT_OFS   0xc94

Definition at line 204 of file gt64120.h.

#define GT_PCI1_BS_SCS10_OFS   0xc88

Definition at line 201 of file gt64120.h.

#define GT_PCI1_BS_SCS32_OFS   0xc8c

Definition at line 202 of file gt64120.h.

#define GT_PCI1_CFGADDR_OFS   0xcf0

Definition at line 218 of file gt64120.h.

#define GT_PCI1_CFGDATA_OFS   0xcf4

Definition at line 219 of file gt64120.h.

#define GT_PCI1_CMD_OFS   0xc80

Definition at line 199 of file gt64120.h.

#define GT_PCI1_CS20_BAR_OFS   0xcd0

Definition at line 211 of file gt64120.h.

#define GT_PCI1_CS3BT_BAR_OFS   0xcd4

Definition at line 212 of file gt64120.h.

#define GT_PCI1_IACK_OFS   0xc30

Definition at line 184 of file gt64120.h.

#define GT_PCI1_PREFMBR_OFS   0xcc0

Definition at line 207 of file gt64120.h.

#define GT_PCI1_SCS10_BAR_OFS   0xcc8

Definition at line 209 of file gt64120.h.

#define GT_PCI1_SCS32_BAR_OFS   0xccc

Definition at line 210 of file gt64120.h.

#define GT_PCI1_SCS3BT_BAR_OFS   0xce4

Definition at line 216 of file gt64120.h.

#define GT_PCI1_SERR1MASK_OFS   0xca8

Definition at line 237 of file gt64120.h.

#define GT_PCI1_SSCS10_BAR_OFS   0xcd8

Definition at line 213 of file gt64120.h.

#define GT_PCI1_SSCS32_BAR_OFS   0xcdc

Definition at line 214 of file gt64120.h.

#define GT_PCI1_TOR_OFS   0xc84

Definition at line 200 of file gt64120.h.

#define GT_PCI1IOHD_OFS   0x098

Definition at line 55 of file gt64120.h.

#define GT_PCI1IOLD_OFS   0x090

Definition at line 54 of file gt64120.h.

#define GT_PCI1IOREMAP_OFS   0x108

Definition at line 71 of file gt64120.h.

#define GT_PCI1M0HD_OFS   0x0a8

Definition at line 57 of file gt64120.h.

#define GT_PCI1M0LD_OFS   0x0a0

Definition at line 56 of file gt64120.h.

#define GT_PCI1M0REMAP_OFS   0x110

Definition at line 72 of file gt64120.h.

#define GT_PCI1M1HD_OFS   0x0b8

Definition at line 61 of file gt64120.h.

#define GT_PCI1M1HD_OFS   0x0b8

Definition at line 61 of file gt64120.h.

#define GT_PCI1M1LD_OFS   0x0b0

Definition at line 60 of file gt64120.h.

#define GT_PCI1M1LD_OFS   0x0b0

Definition at line 60 of file gt64120.h.

#define GT_PCI1M1REMAP_OFS   0x118

Definition at line 73 of file gt64120.h.

#define GT_PCI1SYNC_OFS   0x0c8

Definition at line 85 of file gt64120.h.

#define GT_PCI_DCRM_SHF   21

Definition at line 302 of file gt64120.h.

#define GT_PCI_HD_MSK   (MSK(7) << GT_PCI_HD_SHF)

Definition at line 306 of file gt64120.h.

#define GT_PCI_HD_SHF   0

Definition at line 305 of file gt64120.h.

#define GT_PCI_LD_MSK   (MSK(15) << GT_PCI_LD_SHF)

Definition at line 304 of file gt64120.h.

#define GT_PCI_LD_SHF   0

Definition at line 303 of file gt64120.h.

#define GT_PCI_REMAP_MSK   (MSK(11) << GT_PCI_REMAP_SHF)

Definition at line 308 of file gt64120.h.

#define GT_PCI_REMAP_SHF   0

Definition at line 307 of file gt64120.h.

#define GT_READ (   ofs)    le32_to_cpu(__GT_READ(ofs))

Definition at line 572 of file gt64120.h.

#define GT_SCS0HD_OFS   0x404

Definition at line 89 of file gt64120.h.

#define GT_SCS0LD_OFS   0x400

Definition at line 88 of file gt64120.h.

#define GT_SCS10AR_OFS   0x0d0

Definition at line 63 of file gt64120.h.

#define GT_SCS10HD_OFS   0x010

Definition at line 39 of file gt64120.h.

#define GT_SCS10LD_OFS   0x008

Definition at line 38 of file gt64120.h.

#define GT_SCS1HD_OFS   0x40c

Definition at line 91 of file gt64120.h.

#define GT_SCS1LD_OFS   0x408

Definition at line 90 of file gt64120.h.

#define GT_SCS2HD_OFS   0x414

Definition at line 93 of file gt64120.h.

#define GT_SCS2LD_OFS   0x410

Definition at line 92 of file gt64120.h.

#define GT_SCS32AR_OFS   0x0d8

Definition at line 64 of file gt64120.h.

#define GT_SCS32HD_OFS   0x020

Definition at line 41 of file gt64120.h.

#define GT_SCS32LD_OFS   0x018

Definition at line 40 of file gt64120.h.

#define GT_SCS3HD_OFS   0x41c

Definition at line 95 of file gt64120.h.

#define GT_SCS3LD_OFS   0x418

Definition at line 94 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_0   0

Definition at line 339 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_1   1

Definition at line 340 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_2   2

Definition at line 341 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_3   3

Definition at line 342 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_4   4

Definition at line 343 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_5   5

Definition at line 344 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_6   6

Definition at line 345 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_7   7

Definition at line 346 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_MSK   (MSK(3) << GT_SDRAM_ADDRDECODE_ADDR_SHF)

Definition at line 338 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_ADDR_SHF   0

Definition at line 337 of file gt64120.h.

#define GT_SDRAM_ADDRDECODE_OFS   0x47c

Definition at line 114 of file gt64120.h.

#define GT_SDRAM_B0_64BITINT_2   0

Definition at line 371 of file gt64120.h.

#define GT_SDRAM_B0_64BITINT_4   1

Definition at line 372 of file gt64120.h.

#define GT_SDRAM_B0_64BITINT_BIT   GT_SDRAM_B0_64BITINT_MSK

Definition at line 370 of file gt64120.h.

#define GT_SDRAM_B0_64BITINT_MSK   (MSK(1) << GT_SDRAM_B0_64BITINT_SHF)

Definition at line 369 of file gt64120.h.

#define GT_SDRAM_B0_64BITINT_SHF   5

Definition at line 368 of file gt64120.h.

#define GT_SDRAM_B0_B0COMPAB_BIT   GT_SDRAM_B0_B0COMPAB_MSK

Definition at line 366 of file gt64120.h.

#define GT_SDRAM_B0_B0COMPAB_MSK   (MSK(1) << GT_SDRAM_B0_B0COMPAB_SHF)

Definition at line 365 of file gt64120.h.

#define GT_SDRAM_B0_B0COMPAB_SHF   4

Definition at line 364 of file gt64120.h.

#define GT_SDRAM_B0_BLEN_4   1

Definition at line 412 of file gt64120.h.

#define GT_SDRAM_B0_BLEN_8   0

Definition at line 411 of file gt64120.h.

#define GT_SDRAM_B0_BLEN_BIT   GT_SDRAM_B0_BLEN_MSK

Definition at line 410 of file gt64120.h.

#define GT_SDRAM_B0_BLEN_MSK   (MSK(1) << GT_SDRAM_B0_BLEN_SHF)

Definition at line 409 of file gt64120.h.

#define GT_SDRAM_B0_BLEN_SHF   13

Definition at line 408 of file gt64120.h.

#define GT_SDRAM_B0_BLODD_BIT   GT_SDRAM_B0_BLODD_MSK

Definition at line 382 of file gt64120.h.

#define GT_SDRAM_B0_BLODD_MSK   (MSK(1) << GT_SDRAM_B0_BLODD_SHF)

Definition at line 381 of file gt64120.h.

#define GT_SDRAM_B0_BLODD_SHF   7

Definition at line 380 of file gt64120.h.

#define GT_SDRAM_B0_BW_32   0

Definition at line 377 of file gt64120.h.

#define GT_SDRAM_B0_BW_64   1

Definition at line 378 of file gt64120.h.

#define GT_SDRAM_B0_BW_BIT   GT_SDRAM_B0_BW_MSK

Definition at line 376 of file gt64120.h.

#define GT_SDRAM_B0_BW_MSK   (MSK(1) << GT_SDRAM_B0_BW_SHF)

Definition at line 375 of file gt64120.h.

#define GT_SDRAM_B0_BW_SHF   6

Definition at line 374 of file gt64120.h.

#define GT_SDRAM_B0_BYPASS_BIT   GT_SDRAM_B0_BYPASS_MSK

Definition at line 390 of file gt64120.h.

#define GT_SDRAM_B0_BYPASS_MSK   (MSK(1) << GT_SDRAM_B0_BYPASS_SHF)

Definition at line 389 of file gt64120.h.

#define GT_SDRAM_B0_BYPASS_SHF   9

Definition at line 388 of file gt64120.h.

#define GT_SDRAM_B0_CASLAT_2   1

Definition at line 351 of file gt64120.h.

#define GT_SDRAM_B0_CASLAT_3   2

Definition at line 352 of file gt64120.h.

#define GT_SDRAM_B0_CASLAT_MSK   (MSK(2) << GT_SDRAM_B0__SHF)

Definition at line 350 of file gt64120.h.

#define GT_SDRAM_B0_CASLAT_SHF   0

Definition at line 349 of file gt64120.h.

#define GT_SDRAM_B0_EXTPAR_BIT   GT_SDRAM_B0_EXTPAR_MSK

Definition at line 406 of file gt64120.h.

#define GT_SDRAM_B0_EXTPAR_MSK   (MSK(1) << GT_SDRAM_B0_EXTPAR_SHF)

Definition at line 405 of file gt64120.h.

#define GT_SDRAM_B0_EXTPAR_SHF   12

Definition at line 404 of file gt64120.h.

#define GT_SDRAM_B0_FTDIS_BIT   GT_SDRAM_B0_FTDIS_MSK

Definition at line 356 of file gt64120.h.

#define GT_SDRAM_B0_FTDIS_MSK   (MSK(1) << GT_SDRAM_B0_FTDIS_SHF)

Definition at line 355 of file gt64120.h.

#define GT_SDRAM_B0_FTDIS_SHF   2

Definition at line 354 of file gt64120.h.

#define GT_SDRAM_B0_OFS   0x44c

Definition at line 117 of file gt64120.h.

#define GT_SDRAM_B0_PAR_BIT   GT_SDRAM_B0_PAR_MSK

Definition at line 386 of file gt64120.h.

#define GT_SDRAM_B0_PAR_MSK   (MSK(1) << GT_SDRAM_B0_PAR_SHF)

Definition at line 385 of file gt64120.h.

#define GT_SDRAM_B0_PAR_SHF   8

Definition at line 384 of file gt64120.h.

#define GT_SDRAM_B0_SIZE_16M   0

Definition at line 401 of file gt64120.h.

#define GT_SDRAM_B0_SIZE_64M   1

Definition at line 402 of file gt64120.h.

#define GT_SDRAM_B0_SIZE_BIT   GT_SDRAM_B0_SIZE_MSK

Definition at line 400 of file gt64120.h.

#define GT_SDRAM_B0_SIZE_MSK   (MSK(1) << GT_SDRAM_B0_SIZE_SHF)

Definition at line 399 of file gt64120.h.

#define GT_SDRAM_B0_SIZE_SHF   11

Definition at line 398 of file gt64120.h.

#define GT_SDRAM_B0_SRAS2SCAS_2   0

Definition at line 395 of file gt64120.h.

#define GT_SDRAM_B0_SRAS2SCAS_3   1

Definition at line 396 of file gt64120.h.

#define GT_SDRAM_B0_SRAS2SCAS_BIT   GT_SDRAM_B0_SRAS2SCAS_MSK

Definition at line 394 of file gt64120.h.

#define GT_SDRAM_B0_SRAS2SCAS_MSK   (MSK(1) << GT_SDRAM_B0_SRAS2SCAS_SHF)

Definition at line 393 of file gt64120.h.

#define GT_SDRAM_B0_SRAS2SCAS_SHF   10

Definition at line 392 of file gt64120.h.

#define GT_SDRAM_B0_SRASPRCHG_2   0

Definition at line 361 of file gt64120.h.

#define GT_SDRAM_B0_SRASPRCHG_3   1

Definition at line 362 of file gt64120.h.

#define GT_SDRAM_B0_SRASPRCHG_BIT   GT_SDRAM_B0_SRASPRCHG_MSK

Definition at line 360 of file gt64120.h.

#define GT_SDRAM_B0_SRASPRCHG_MSK   (MSK(1) << GT_SDRAM_B0_SRASPRCHG_SHF)

Definition at line 359 of file gt64120.h.

#define GT_SDRAM_B0_SRASPRCHG_SHF   3

Definition at line 358 of file gt64120.h.

#define GT_SDRAM_B1_OFS   0x450

Definition at line 118 of file gt64120.h.

#define GT_SDRAM_B2_OFS   0x454

Definition at line 119 of file gt64120.h.

#define GT_SDRAM_B3_OFS   0x458

Definition at line 120 of file gt64120.h.

#define GT_SDRAM_BM_OFS   0x478

Definition at line 113 of file gt64120.h.

#define GT_SDRAM_BM_ORDER_BIT   GT_SDRAM_BM_ORDER_MSK

Definition at line 330 of file gt64120.h.

#define GT_SDRAM_BM_ORDER_LIN   0

Definition at line 332 of file gt64120.h.

#define GT_SDRAM_BM_ORDER_MSK   (MSK(1) << GT_SDRAM_BM_ORDER_SHF)

Definition at line 329 of file gt64120.h.

#define GT_SDRAM_BM_ORDER_SHF   2

Definition at line 328 of file gt64120.h.

#define GT_SDRAM_BM_ORDER_SUB   1

Definition at line 331 of file gt64120.h.

#define GT_SDRAM_BM_RSVD_ALL1   0xffb

Definition at line 334 of file gt64120.h.

#define GT_SDRAM_CFG_DUPBA_BIT   GT_SDRAM_CFG_DUPBA_MSK

Definition at line 436 of file gt64120.h.

#define GT_SDRAM_CFG_DUPBA_MSK   (MSK(1) << GT_SDRAM_CFG_DUPBA_SHF)

Definition at line 435 of file gt64120.h.

#define GT_SDRAM_CFG_DUPBA_SHF   20

Definition at line 434 of file gt64120.h.

#define GT_SDRAM_CFG_DUPCNTL_BIT   GT_SDRAM_CFG_DUPCNTL_MSK

Definition at line 432 of file gt64120.h.

#define GT_SDRAM_CFG_DUPCNTL_MSK   (MSK(1) << GT_SDRAM_CFG_DUPCNTL_SHF)

Definition at line 431 of file gt64120.h.

#define GT_SDRAM_CFG_DUPCNTL_SHF   19

Definition at line 430 of file gt64120.h.

#define GT_SDRAM_CFG_DUPEOT0_BIT   GT_SDRAM_CFG_DUPEOT0_MSK

Definition at line 440 of file gt64120.h.

#define GT_SDRAM_CFG_DUPEOT0_MSK   (MSK(1) << GT_SDRAM_CFG_DUPEOT0_SHF)

Definition at line 439 of file gt64120.h.

#define GT_SDRAM_CFG_DUPEOT0_SHF   21

Definition at line 438 of file gt64120.h.

#define GT_SDRAM_CFG_DUPEOT1_BIT   GT_SDRAM_CFG_DUPEOT1_MSK

Definition at line 444 of file gt64120.h.

#define GT_SDRAM_CFG_DUPEOT1_MSK   (MSK(1) << GT_SDRAM_CFG_DUPEOT1_SHF)

Definition at line 443 of file gt64120.h.

#define GT_SDRAM_CFG_DUPEOT1_SHF   22

Definition at line 442 of file gt64120.h.

#define GT_SDRAM_CFG_NINTERLEAVE_BIT   GT_SDRAM_CFG_NINTERLEAVE_MSK

Definition at line 420 of file gt64120.h.

#define GT_SDRAM_CFG_NINTERLEAVE_MSK   (MSK(1) << GT_SDRAM_CFG_NINTERLEAVE_SHF)

Definition at line 419 of file gt64120.h.

#define GT_SDRAM_CFG_NINTERLEAVE_SHF   14

Definition at line 418 of file gt64120.h.

#define GT_SDRAM_CFG_NONSTAGREF_BIT   GT_SDRAM_CFG_NONSTAGREF_MSK

Definition at line 428 of file gt64120.h.

#define GT_SDRAM_CFG_NONSTAGREF_MSK   (MSK(1) << GT_SDRAM_CFG_NONSTAGREF_SHF)

Definition at line 427 of file gt64120.h.

#define GT_SDRAM_CFG_NONSTAGREF_SHF   16

Definition at line 426 of file gt64120.h.

#define GT_SDRAM_CFG_OFS   0x448

Definition at line 110 of file gt64120.h.

#define GT_SDRAM_CFG_REFINT_MSK   (MSK(14) << GT_SDRAM_CFG_REFINT_SHF)

Definition at line 416 of file gt64120.h.

#define GT_SDRAM_CFG_REFINT_SHF   0

Definition at line 415 of file gt64120.h.

#define GT_SDRAM_CFG_RMW_BIT   GT_SDRAM_CFG_RMW_MSK

Definition at line 424 of file gt64120.h.

#define GT_SDRAM_CFG_RMW_MSK   (MSK(1) << GT_SDRAM_CFG_RMW_SHF)

Definition at line 423 of file gt64120.h.

#define GT_SDRAM_CFG_RMW_SHF   15

Definition at line 422 of file gt64120.h.

#define GT_SDRAM_OPMODE_OFS   0x474

Definition at line 112 of file gt64120.h.

#define GT_SDRAM_OPMODE_OP_CBR   4

Definition at line 452 of file gt64120.h.

#define GT_SDRAM_OPMODE_OP_MODE   3

Definition at line 451 of file gt64120.h.

#define GT_SDRAM_OPMODE_OP_MSK   (MSK(3) << GT_SDRAM_OPMODE_OP_SHF)

Definition at line 447 of file gt64120.h.

#define GT_SDRAM_OPMODE_OP_NOP   1

Definition at line 449 of file gt64120.h.

#define GT_SDRAM_OPMODE_OP_NORMAL   0

Definition at line 448 of file gt64120.h.

#define GT_SDRAM_OPMODE_OP_PRCHG   2

Definition at line 450 of file gt64120.h.

#define GT_SDRAM_OPMODE_OP_SHF   0

Definition at line 446 of file gt64120.h.

#define GT_TC0_OFS   0x850

Definition at line 169 of file gt64120.h.

#define GT_TC1_OFS   0x854

Definition at line 170 of file gt64120.h.

#define GT_TC2_OFS   0x858

Definition at line 171 of file gt64120.h.

#define GT_TC3_OFS   0x85c

Definition at line 172 of file gt64120.h.

#define GT_TC_CONTROL_ENTC0_BIT   GT_TC_CONTROL_ENTC0_MSK

Definition at line 456 of file gt64120.h.

#define GT_TC_CONTROL_ENTC0_MSK   (MSK(1) << GT_TC_CONTROL_ENTC0_SHF)

Definition at line 455 of file gt64120.h.

#define GT_TC_CONTROL_ENTC0_SHF   0

Definition at line 454 of file gt64120.h.

#define GT_TC_CONTROL_OFS   0x864

Definition at line 174 of file gt64120.h.

#define GT_TC_CONTROL_SELTC0_BIT   GT_TC_CONTROL_SELTC0_MSK

Definition at line 459 of file gt64120.h.

#define GT_TC_CONTROL_SELTC0_MSK   (MSK(1) << GT_TC_CONTROL_SELTC0_SHF)

Definition at line 458 of file gt64120.h.

#define GT_TC_CONTROL_SELTC0_SHF   1

Definition at line 457 of file gt64120.h.

#define GT_WRITE (   ofs,
  data 
)    __GT_WRITE(ofs, cpu_to_le32(data))

Definition at line 573 of file gt64120.h.

#define INBOUND_DOORBELL_REGISTER_CPU_SIDE   0x1c20

Definition at line 270 of file gt64120.h.

#define INBOUND_DOORBELL_REGISTER_PCI_SIDE   0x020

Definition at line 247 of file gt64120.h.

#define INBOUND_FREE_HEAD_POINTER_REGISTER_CPU_SIDE   0x1c60

Definition at line 280 of file gt64120.h.

#define INBOUND_FREE_HEAD_POINTER_REGISTER_PCI_SIDE   0x060

Definition at line 257 of file gt64120.h.

#define INBOUND_FREE_TAIL_POINTER_REGISTER_CPU_SIDE   0x1c64

Definition at line 281 of file gt64120.h.

#define INBOUND_FREE_TAIL_POINTER_REGISTER_PCI_SIDE   0x064

Definition at line 258 of file gt64120.h.

#define INBOUND_INTERRUPT_CAUSE_REGISTER_CPU_SIDE   0x1c24

Definition at line 271 of file gt64120.h.

#define INBOUND_INTERRUPT_CAUSE_REGISTER_PCI_SIDE   0x024

Definition at line 248 of file gt64120.h.

#define INBOUND_INTERRUPT_MASK_REGISTER_CPU_SIDE   0x1c28

Definition at line 272 of file gt64120.h.

#define INBOUND_INTERRUPT_MASK_REGISTER_PCI_SIDE   0x028

Definition at line 249 of file gt64120.h.

#define INBOUND_MESSAGE_REGISTER0_CPU_SIDE   0x1c10

Definition at line 266 of file gt64120.h.

#define INBOUND_MESSAGE_REGISTER0_PCI_SIDE   0x010

Definition at line 243 of file gt64120.h.

#define INBOUND_MESSAGE_REGISTER1_CPU_SIDE   0x1c14

Definition at line 267 of file gt64120.h.

#define INBOUND_MESSAGE_REGISTER1_PCI_SIDE   0x014

Definition at line 244 of file gt64120.h.

#define INBOUND_POST_HEAD_POINTER_REGISTER_CPU_SIDE   0x1c68

Definition at line 282 of file gt64120.h.

#define INBOUND_POST_HEAD_POINTER_REGISTER_PCI_SIDE   0x068

Definition at line 259 of file gt64120.h.

#define INBOUND_POST_TAIL_POINTER_REGISTER_CPU_SIDE   0x1c6c

Definition at line 283 of file gt64120.h.

#define INBOUND_POST_TAIL_POINTER_REGISTER_PCI_SIDE   0x06c

Definition at line 260 of file gt64120.h.

#define INBOUND_QUEUE_PORT_VIRTUAL_REGISTER_CPU_SIDE   0x1c40

Definition at line 276 of file gt64120.h.

#define INBOUND_QUEUE_PORT_VIRTUAL_REGISTER_PCI_SIDE   0x040

Definition at line 253 of file gt64120.h.

#define MSK (   n)    ((1 << (n)) - 1)

Definition at line 27 of file gt64120.h.

#define OUTBOUND_DOORBELL_REGISTER_CPU_SIDE   0x1c2c

Definition at line 273 of file gt64120.h.

#define OUTBOUND_DOORBELL_REGISTER_PCI_SIDE   0x02c

Definition at line 250 of file gt64120.h.

#define OUTBOUND_FREE_HEAD_POINTER_REGISTER_CPU_SIDE   0x1c70

Definition at line 284 of file gt64120.h.

#define OUTBOUND_FREE_HEAD_POINTER_REGISTER_PCI_SIDE   0x070

Definition at line 261 of file gt64120.h.

#define OUTBOUND_FREE_TAIL_POINTER_REGISTER_CPU_SIDE   0x1c74

Definition at line 285 of file gt64120.h.

#define OUTBOUND_FREE_TAIL_POINTER_REGISTER_PCI_SIDE   0x074

Definition at line 262 of file gt64120.h.

#define OUTBOUND_INTERRUPT_CAUSE_REGISTER_CPU_SIDE   0x1c30

Definition at line 274 of file gt64120.h.

#define OUTBOUND_INTERRUPT_CAUSE_REGISTER_PCI_SIDE   0x030

Definition at line 251 of file gt64120.h.

#define OUTBOUND_INTERRUPT_MASK_REGISTER_CPU_SIDE   0x1c34

Definition at line 275 of file gt64120.h.

#define OUTBOUND_INTERRUPT_MASK_REGISTER_PCI_SIDE   0x034

Definition at line 252 of file gt64120.h.

#define OUTBOUND_MESSAGE_REGISTER0_CPU_SIDE   0x1c18

Definition at line 268 of file gt64120.h.

#define OUTBOUND_MESSAGE_REGISTER0_PCI_SIDE   0x018

Definition at line 245 of file gt64120.h.

#define OUTBOUND_MESSAGE_REGISTER1_CPU_SIDE   0x1c1c

Definition at line 269 of file gt64120.h.

#define OUTBOUND_MESSAGE_REGISTER1_PCI_SIDE   0x01c

Definition at line 246 of file gt64120.h.

#define OUTBOUND_POST_HEAD_POINTER_REGISTER_CPU_SIDE   0x1c78

Definition at line 286 of file gt64120.h.

#define OUTBOUND_POST_HEAD_POINTER_REGISTER_PCI_SIDE   0x078

Definition at line 263 of file gt64120.h.

#define OUTBOUND_POST_TAIL_POINTER_REGISTER_CPU_SIDE   0x1c7c

Definition at line 287 of file gt64120.h.

#define OUTBOUND_POST_TAIL_POINTER_REGISTER_PCI_SIDE   0x07c

Definition at line 264 of file gt64120.h.

#define OUTBOUND_QUEUE_PORT_VIRTUAL_REGISTER_CPU_SIDE   0x1c44

Definition at line 277 of file gt64120.h.

#define OUTBOUND_QUEUE_PORT_VIRTUAL_REGISTER_PCI_SIDE   0x044

Definition at line 254 of file gt64120.h.

#define QUEUE_BASE_ADDRESS_REGISTER_CPU_SIDE   0x1c54

Definition at line 279 of file gt64120.h.

#define QUEUE_BASE_ADDRESS_REGISTER_PCI_SIDE   0x054

Definition at line 256 of file gt64120.h.

#define QUEUE_CONTROL_REGISTER_CPU_SIDE   0x1c50

Definition at line 278 of file gt64120.h.

#define QUEUE_CONTROL_REGISTER_PCI_SIDE   0x050

Definition at line 255 of file gt64120.h.

Function Documentation

void gt641xx_set_base_clock ( unsigned int  clock)

Definition at line 32 of file cevt-gt641xx.c.

int gt641xx_timer0_state ( void  )

Definition at line 37 of file cevt-gt641xx.c.