|
#define | MAX_I2O_CONTROLLERS 32 |
|
#define | I2O_MAGIC_NUMBER 'i' |
|
#define | I2OGETIOPS _IOR(I2O_MAGIC_NUMBER,0,__u8[MAX_I2O_CONTROLLERS]) |
|
#define | I2OHRTGET _IOWR(I2O_MAGIC_NUMBER,1,struct i2o_cmd_hrtlct) |
|
#define | I2OLCTGET _IOWR(I2O_MAGIC_NUMBER,2,struct i2o_cmd_hrtlct) |
|
#define | I2OPARMSET _IOWR(I2O_MAGIC_NUMBER,3,struct i2o_cmd_psetget) |
|
#define | I2OPARMGET _IOWR(I2O_MAGIC_NUMBER,4,struct i2o_cmd_psetget) |
|
#define | I2OSWDL _IOWR(I2O_MAGIC_NUMBER,5,struct i2o_sw_xfer) |
|
#define | I2OSWUL _IOWR(I2O_MAGIC_NUMBER,6,struct i2o_sw_xfer) |
|
#define | I2OSWDEL _IOWR(I2O_MAGIC_NUMBER,7,struct i2o_sw_xfer) |
|
#define | I2OVALIDATE _IOR(I2O_MAGIC_NUMBER,8,__u32) |
|
#define | I2OHTML _IOWR(I2O_MAGIC_NUMBER,9,struct i2o_html) |
|
#define | I2OEVTREG _IOW(I2O_MAGIC_NUMBER,10,struct i2o_evt_id) |
|
#define | I2OEVTGET _IOR(I2O_MAGIC_NUMBER,11,struct i2o_evt_info) |
|
#define | I2OPASSTHRU _IOR(I2O_MAGIC_NUMBER,12,struct i2o_cmd_passthru) |
|
#define | I2OPASSTHRU32 _IOR(I2O_MAGIC_NUMBER,12,struct i2o_cmd_passthru32) |
|
#define | I2O_EVT_Q_LEN 32 |
|
#define | I2O_EVT_DATA_SIZE 88 |
|
#define | I2O_BUS_LOCAL 0 |
|
#define | I2O_BUS_ISA 1 |
|
#define | I2O_BUS_EISA 2 |
|
#define | I2O_BUS_PCI 4 |
|
#define | I2O_BUS_PCMCIA 5 |
|
#define | I2O_BUS_NUBUS 6 |
|
#define | I2O_BUS_CARDBUS 7 |
|
#define | I2O_BUS_UNKNOWN 0x80 |
|
#define | I2O_EVT_IND_STATE_CHANGE 0x80000000 |
|
#define | I2O_EVT_IND_GENERAL_WARNING 0x40000000 |
|
#define | I2O_EVT_IND_CONFIGURATION_FLAG 0x20000000 |
|
#define | I2O_EVT_IND_LOCK_RELEASE 0x10000000 |
|
#define | I2O_EVT_IND_CAPABILITY_CHANGE 0x08000000 |
|
#define | I2O_EVT_IND_DEVICE_RESET 0x04000000 |
|
#define | I2O_EVT_IND_EVT_MASK_MODIFIED 0x02000000 |
|
#define | I2O_EVT_IND_FIELD_MODIFIED 0x01000000 |
|
#define | I2O_EVT_IND_VENDOR_EVT 0x00800000 |
|
#define | I2O_EVT_IND_DEVICE_STATE 0x00400000 |
|
#define | I2O_EVT_IND_EXEC_RESOURCE_LIMITS 0x00000001 |
|
#define | I2O_EVT_IND_EXEC_CONNECTION_FAIL 0x00000002 |
|
#define | I2O_EVT_IND_EXEC_ADAPTER_FAULT 0x00000004 |
|
#define | I2O_EVT_IND_EXEC_POWER_FAIL 0x00000008 |
|
#define | I2O_EVT_IND_EXEC_RESET_PENDING 0x00000010 |
|
#define | I2O_EVT_IND_EXEC_RESET_IMMINENT 0x00000020 |
|
#define | I2O_EVT_IND_EXEC_HW_FAIL 0x00000040 |
|
#define | I2O_EVT_IND_EXEC_XCT_CHANGE 0x00000080 |
|
#define | I2O_EVT_IND_EXEC_NEW_LCT_ENTRY 0x00000100 |
|
#define | I2O_EVT_IND_EXEC_MODIFIED_LCT 0x00000200 |
|
#define | I2O_EVT_IND_EXEC_DDM_AVAILABILITY 0x00000400 |
|
#define | I2O_EVT_IND_BSA_VOLUME_LOAD 0x00000001 |
|
#define | I2O_EVT_IND_BSA_VOLUME_UNLOAD 0x00000002 |
|
#define | I2O_EVT_IND_BSA_VOLUME_UNLOAD_REQ 0x00000004 |
|
#define | I2O_EVT_IND_BSA_CAPACITY_CHANGE 0x00000008 |
|
#define | I2O_EVT_IND_BSA_SCSI_SMART 0x00000010 |
|
#define | I2O_EVT_STATE_CHANGE_NORMAL 0x00 |
|
#define | I2O_EVT_STATE_CHANGE_SUSPENDED 0x01 |
|
#define | I2O_EVT_STATE_CHANGE_RESTART 0x02 |
|
#define | I2O_EVT_STATE_CHANGE_NA_RECOVER 0x03 |
|
#define | I2O_EVT_STATE_CHANGE_NA_NO_RECOVER 0x04 |
|
#define | I2O_EVT_STATE_CHANGE_QUIESCE_REQUEST 0x05 |
|
#define | I2O_EVT_STATE_CHANGE_FAILED 0x10 |
|
#define | I2O_EVT_STATE_CHANGE_FAULTED 0x11 |
|
#define | I2O_EVT_GEN_WARNING_NORMAL 0x00 |
|
#define | I2O_EVT_GEN_WARNING_ERROR_THRESHOLD 0x01 |
|
#define | I2O_EVT_GEN_WARNING_MEDIA_FAULT 0x02 |
|
#define | I2O_EVT_CAPABILITY_OTHER 0x01 |
|
#define | I2O_EVT_CAPABILITY_CHANGED 0x02 |
|
#define | I2O_EVT_SENSOR_STATE_CHANGED 0x01 |
|
#define | I2O_CLASS_VERSION_10 0x00 |
|
#define | I2O_CLASS_VERSION_11 0x01 |
|
#define | I2O_CLASS_EXECUTIVE 0x000 |
|
#define | I2O_CLASS_DDM 0x001 |
|
#define | I2O_CLASS_RANDOM_BLOCK_STORAGE 0x010 |
|
#define | I2O_CLASS_SEQUENTIAL_STORAGE 0x011 |
|
#define | I2O_CLASS_LAN 0x020 |
|
#define | I2O_CLASS_WAN 0x030 |
|
#define | I2O_CLASS_FIBRE_CHANNEL_PORT 0x040 |
|
#define | I2O_CLASS_FIBRE_CHANNEL_PERIPHERAL 0x041 |
|
#define | I2O_CLASS_SCSI_PERIPHERAL 0x051 |
|
#define | I2O_CLASS_ATE_PORT 0x060 |
|
#define | I2O_CLASS_ATE_PERIPHERAL 0x061 |
|
#define | I2O_CLASS_FLOPPY_CONTROLLER 0x070 |
|
#define | I2O_CLASS_FLOPPY_DEVICE 0x071 |
|
#define | I2O_CLASS_BUS_ADAPTER 0x080 |
|
#define | I2O_CLASS_PEER_TRANSPORT_AGENT 0x090 |
|
#define | I2O_CLASS_PEER_TRANSPORT 0x091 |
|
#define | I2O_CLASS_END 0xfff |
|
#define | I2O_CLASS_MATCH_ANYCLASS 0xffffffff |
|
#define | I2O_SUBCLASS_i960 0x001 |
|
#define | I2O_SUBCLASS_HDM 0x020 |
|
#define | I2O_SUBCLASS_ISM 0x021 |
|
#define | I2O_PARAMS_FIELD_GET 0x0001 |
|
#define | I2O_PARAMS_LIST_GET 0x0002 |
|
#define | I2O_PARAMS_MORE_GET 0x0003 |
|
#define | I2O_PARAMS_SIZE_GET 0x0004 |
|
#define | I2O_PARAMS_TABLE_GET 0x0005 |
|
#define | I2O_PARAMS_FIELD_SET 0x0006 |
|
#define | I2O_PARAMS_LIST_SET 0x0007 |
|
#define | I2O_PARAMS_ROW_ADD 0x0008 |
|
#define | I2O_PARAMS_ROW_DELETE 0x0009 |
|
#define | I2O_PARAMS_TABLE_CLEAR 0x000A |
|
#define | I2O_SNFORMAT_UNKNOWN 0 |
|
#define | I2O_SNFORMAT_BINARY 1 |
|
#define | I2O_SNFORMAT_ASCII 2 |
|
#define | I2O_SNFORMAT_UNICODE 3 |
|
#define | I2O_SNFORMAT_LAN48_MAC 4 |
|
#define | I2O_SNFORMAT_WAN 5 |
|
#define | I2O_SNFORMAT_LAN64_MAC 6 |
|
#define | I2O_SNFORMAT_DDM 7 |
|
#define | I2O_SNFORMAT_IEEE_REG64 8 |
|
#define | I2O_SNFORMAT_IEEE_REG128 9 |
|
#define | I2O_SNFORMAT_UNKNOWN2 0xff |
|
#define | ADAPTER_STATE_INITIALIZING 0x01 |
|
#define | ADAPTER_STATE_RESET 0x02 |
|
#define | ADAPTER_STATE_HOLD 0x04 |
|
#define | ADAPTER_STATE_READY 0x05 |
|
#define | ADAPTER_STATE_OPERATIONAL 0x08 |
|
#define | ADAPTER_STATE_FAILED 0x10 |
|
#define | ADAPTER_STATE_FAULTED 0x11 |
|
#define | I2O_SOFTWARE_MODULE_IRTOS 0x11 |
|
#define | I2O_SOFTWARE_MODULE_IOP_PRIVATE 0x22 |
|
#define | I2O_SOFTWARE_MODULE_IOP_CONFIG 0x23 |
|
#define | I2O_VENDOR_DPT 0x001b |
|
#define | I2O_DPT_SG_FLAG_INTERPRET 0x00010000 |
|
#define | I2O_DPT_SG_FLAG_PHYSICAL 0x00020000 |
|
#define | I2O_DPT_FLASH_FRAG_SIZE 0x10000 |
|
#define | I2O_DPT_FLASH_READ 0x0101 |
|
#define | I2O_DPT_FLASH_WRITE 0x0102 |
|