|
Linux Kernel
3.7.1
|
All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
|
Linux Kernel
3.7.1
|
#include <linux/types.h>#include <linux/device.h>#include <linux/clk.h>#include <linux/platform_device.h>#include "imx-ipu-v3.h"Go to the source code of this file.
Data Structures | |
| struct | ipuv3_channel |
| struct | ipu_soc |
Enumerations | |
| enum | ipu_modules { IPU_CONF_CSI0_EN = (1 << 0), IPU_CONF_CSI1_EN = (1 << 1), IPU_CONF_IC_EN = (1 << 2), IPU_CONF_ROT_EN = (1 << 3), IPU_CONF_ISP_EN = (1 << 4), IPU_CONF_DP_EN = (1 << 5), IPU_CONF_DI0_EN = (1 << 6), IPU_CONF_DI1_EN = (1 << 7), IPU_CONF_SMFC_EN = (1 << 8), IPU_CONF_DC_EN = (1 << 9), IPU_CONF_DMFC_EN = (1 << 10), IPU_CONF_VDI_EN = (1 << 12), IPU_CONF_IDMAC_DIS = (1 << 22), IPU_CONF_IC_DMFC_SEL = (1 << 25), IPU_CONF_IC_DMFC_SYNC = (1 << 26), IPU_CONF_VDI_DMFC_SYNC = (1 << 27), IPU_CONF_CSI0_DATA_SOURCE = (1 << 28), IPU_CONF_CSI1_DATA_SOURCE = (1 << 29), IPU_CONF_IC_INPUT = (1 << 30), IPU_CONF_CSI_SEL = (1 << 31) } |
Functions | |
| void | ipu_srm_dp_sync_update (struct ipu_soc *ipu) |
| int | ipu_module_enable (struct ipu_soc *ipu, u32 mask) |
| int | ipu_module_disable (struct ipu_soc *ipu, u32 mask) |
| int | ipu_di_init (struct ipu_soc *ipu, struct device *dev, int id, unsigned long base, u32 module, struct clk *ipu_clk) |
| void | ipu_di_exit (struct ipu_soc *ipu, int id) |
| int | ipu_dmfc_init (struct ipu_soc *ipu, struct device *dev, unsigned long base, struct clk *ipu_clk) |
| void | ipu_dmfc_exit (struct ipu_soc *ipu) |
| int | ipu_dp_init (struct ipu_soc *ipu, struct device *dev, unsigned long base) |
| void | ipu_dp_exit (struct ipu_soc *ipu) |
| int | ipu_dc_init (struct ipu_soc *ipu, struct device *dev, unsigned long base, unsigned long template_base) |
| void | ipu_dc_exit (struct ipu_soc *ipu) |
| int | ipu_cpmem_init (struct ipu_soc *ipu, struct device *dev, unsigned long base) |
| void | ipu_cpmem_exit (struct ipu_soc *ipu) |
| #define IDMAC_ALT_SEP_ALPHA IPU_IDMAC_REG(0x0010) |
| #define IDMAC_BAND_EN | ( | ch | ) | IPU_IDMAC_REG(0x0040 + 4 * ((ch) / 32)) |
| #define IDMAC_CH_LOCK_EN_1 IPU_IDMAC_REG(0x0024) |
| #define IDMAC_CH_LOCK_EN_2 IPU_IDMAC_REG(0x0028) |
| #define IDMAC_CHA_BUSY | ( | ch | ) | IPU_IDMAC_REG(0x0100 + 4 * ((ch) / 32)) |
| #define IDMAC_CHA_EN | ( | ch | ) | IPU_IDMAC_REG(0x0004 + 4 * ((ch) / 32)) |
| #define IDMAC_CHA_PRI | ( | ch | ) | IPU_IDMAC_REG(0x0014 + 4 * ((ch) / 32)) |
| #define IDMAC_CONF IPU_IDMAC_REG(0x0000) |
| #define IDMAC_SEP_ALPHA IPU_IDMAC_REG(0x000c) |
| #define IDMAC_SUB_ADDR_0 IPU_IDMAC_REG(0x002c) |
| #define IDMAC_SUB_ADDR_1 IPU_IDMAC_REG(0x0030) |
| #define IDMAC_SUB_ADDR_2 IPU_IDMAC_REG(0x0034) |
| #define IDMAC_WM_EN | ( | ch | ) | IPU_IDMAC_REG(0x001c + 4 * ((ch) / 32)) |
| #define IPU_ALT_CHA_BUF0_RDY | ( | ch | ) | IPU_CM_REG(0x0278 + 4 * ((ch) / 32)) |
| #define IPU_ALT_CHA_BUF1_RDY | ( | ch | ) | IPU_CM_REG(0x0280 + 4 * ((ch) / 32)) |
| #define IPU_ALT_CHA_DB_MODE_SEL | ( | ch | ) | IPU_CM_REG(0x0168 + 4 * ((ch) / 32)) |
| #define IPU_ALT_CUR_BUF0 IPU_CM_REG(0x0244) |
| #define IPU_ALT_CUR_BUF1 IPU_CM_REG(0x0248) |
| #define IPU_CHA_BUF0_RDY | ( | ch | ) | IPU_CM_REG(0x0268 + 4 * ((ch) / 32)) |
| #define IPU_CHA_BUF1_RDY | ( | ch | ) | IPU_CM_REG(0x0270 + 4 * ((ch) / 32)) |
| #define IPU_CHA_CUR_BUF | ( | ch | ) | IPU_CM_REG(0x023C + 4 * ((ch) / 32)) |
| #define IPU_CHA_DB_MODE_SEL | ( | ch | ) | IPU_CM_REG(0x0150 + 4 * ((ch) / 32)) |
| #define IPU_CONF IPU_CM_REG(0) |
| #define IPU_DISP_ALT1 IPU_CM_REG(0x00c8) |
| #define IPU_DISP_ALT2 IPU_CM_REG(0x00cc) |
| #define IPU_DISP_ALT3 IPU_CM_REG(0x00d0) |
| #define IPU_DISP_ALT4 IPU_CM_REG(0x00d4) |
| #define IPU_DISP_ALT_CONF IPU_CM_REG(0x00c0) |
| #define IPU_DISP_GEN IPU_CM_REG(0x00c4) |
| #define IPU_DISP_TASK_STAT IPU_CM_REG(0x0254) |
| #define IPU_FS_DISP_FLOW1 IPU_CM_REG(0x00b4) |
| #define IPU_FS_DISP_FLOW2 IPU_CM_REG(0x00b8) |
| #define IPU_FS_PROC_FLOW1 IPU_CM_REG(0x00a8) |
| #define IPU_FS_PROC_FLOW2 IPU_CM_REG(0x00ac) |
| #define IPU_FS_PROC_FLOW3 IPU_CM_REG(0x00b0) |
| #define IPU_GPR IPU_CM_REG(0x00e4) |
| #define IPU_INT_CTRL | ( | n | ) | IPU_CM_REG(0x003C + 4 * (n)) |
| #define IPU_INT_STAT | ( | n | ) | IPU_CM_REG(0x0200 + 4 * (n)) |
| #define IPU_MEM_RST IPU_CM_REG(0x00dc) |
| #define IPU_PM IPU_CM_REG(0x00e0) |
| #define IPU_PROC_TASK_STAT IPU_CM_REG(0x0250) |
| #define IPU_SKIP IPU_CM_REG(0x00bc) |
| #define IPU_SNOOP IPU_CM_REG(0x00d8) |
| #define IPU_SRM_PRI1 IPU_CM_REG(0x00a0) |
| #define IPU_SRM_PRI2 IPU_CM_REG(0x00a4) |
| #define IPU_SRM_STAT IPU_CM_REG(0x024C) |
| enum ipu_modules |
Definition at line 406 of file ipu-dmfc.c.
| int ipu_dmfc_init | ( | struct ipu_soc * | ipu, |
| struct device * | dev, | ||
| unsigned long | base, | ||
| struct clk * | ipu_clk | ||
| ) |
Definition at line 361 of file ipu-dmfc.c.
Definition at line 521 of file ipu-common.c.
Definition at line 495 of file ipu-common.c.
Definition at line 55 of file ipu-common.c.
1.8.2