Go to the source code of this file.
|
#define | REG_RD(scope, inst, reg) |
|
#define | REG_WR(scope, inst, reg, val) |
|
#define | REG_RD_VECT(scope, inst, reg, index) |
|
#define | REG_WR_VECT(scope, inst, reg, index, val) |
|
#define | REG_RD_INT(scope, inst, reg) REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg ) |
|
#define | REG_WR_INT(scope, inst, reg, val) REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) ) |
|
#define | REG_RD_INT_VECT(scope, inst, reg, index) |
|
#define | REG_WR_INT_VECT(scope, inst, reg, index, val) |
|
#define | REG_TYPE_CONV(type, orgtype, val) ( { union { orgtype o; type n; } r; r.o = val; r.n; } ) |
|
#define | reg_page_size 8192 |
|
#define | REG_ADDR(scope, inst, reg) ( (inst) + REG_RD_ADDR_##scope##_##reg ) |
|
#define | REG_ADDR_VECT(scope, inst, reg, index) |
|
#define | REG_RD_ADDR_iop_sap_out_rw_gen_gated 0 |
|
#define | REG_WR_ADDR_iop_sap_out_rw_gen_gated 0 |
|
#define | REG_RD_ADDR_iop_sap_out_rw_bus 4 |
|
#define | REG_WR_ADDR_iop_sap_out_rw_bus 4 |
|
#define | REG_RD_ADDR_iop_sap_out_rw_bus_lo_oe 8 |
|
#define | REG_WR_ADDR_iop_sap_out_rw_bus_lo_oe 8 |
|
#define | REG_RD_ADDR_iop_sap_out_rw_bus_hi_oe 12 |
|
#define | REG_WR_ADDR_iop_sap_out_rw_bus_hi_oe 12 |
|
#define | STRIDE_iop_sap_out_rw_gio 4 |
|
#define | REG_RD_ADDR_iop_sap_out_rw_gio 16 |
|
#define | REG_WR_ADDR_iop_sap_out_rw_gio 16 |
|
|
enum | {
regk_iop_sap_out_always = 0x00000001,
regk_iop_sap_out_and = 0x00000002,
regk_iop_sap_out_clk0 = 0x00000000,
regk_iop_sap_out_clk1 = 0x00000001,
regk_iop_sap_out_clk12 = 0x00000004,
regk_iop_sap_out_clk200 = 0x00000000,
regk_iop_sap_out_ext = 0x00000002,
regk_iop_sap_out_gated = 0x00000003,
regk_iop_sap_out_gio0 = 0x00000000,
regk_iop_sap_out_gio1 = 0x00000000,
regk_iop_sap_out_gio16 = 0x00000002,
regk_iop_sap_out_gio17 = 0x00000002,
regk_iop_sap_out_gio24 = 0x00000003,
regk_iop_sap_out_gio25 = 0x00000003,
regk_iop_sap_out_gio8 = 0x00000001,
regk_iop_sap_out_gio9 = 0x00000001,
regk_iop_sap_out_gio_out10 = 0x00000005,
regk_iop_sap_out_gio_out18 = 0x00000006,
regk_iop_sap_out_gio_out2 = 0x00000004,
regk_iop_sap_out_gio_out26 = 0x00000007,
regk_iop_sap_out_inv = 0x00000001,
regk_iop_sap_out_nand = 0x00000003,
regk_iop_sap_out_no = 0x00000000,
regk_iop_sap_out_none = 0x00000000,
regk_iop_sap_out_one = 0x00000001,
regk_iop_sap_out_rw_bus_default = 0x00000000,
regk_iop_sap_out_rw_bus_hi_oe_default = 0x00000000,
regk_iop_sap_out_rw_bus_lo_oe_default = 0x00000000,
regk_iop_sap_out_rw_gen_gated_default = 0x00000000,
regk_iop_sap_out_rw_gio_default = 0x00000000,
regk_iop_sap_out_rw_gio_size = 0x00000020,
regk_iop_sap_out_spu_gio6 = 0x00000002,
regk_iop_sap_out_spu_gio7 = 0x00000003,
regk_iop_sap_out_timer_grp0_tmr2 = 0x00000000,
regk_iop_sap_out_timer_grp0_tmr3 = 0x00000001,
regk_iop_sap_out_timer_grp1_tmr2 = 0x00000002,
regk_iop_sap_out_timer_grp1_tmr3 = 0x00000003,
regk_iop_sap_out_tmr200 = 0x00000001,
regk_iop_sap_out_yes = 0x00000001
} |
|
#define reg_page_size 8192 |
#define REG_RD_ADDR_iop_sap_out_rw_bus 4 |
#define REG_RD_ADDR_iop_sap_out_rw_bus_hi_oe 12 |
#define REG_RD_ADDR_iop_sap_out_rw_bus_lo_oe 8 |
#define REG_RD_ADDR_iop_sap_out_rw_gen_gated 0 |
#define REG_RD_ADDR_iop_sap_out_rw_gio 16 |
#define REG_TYPE_CONV |
( |
|
type, |
|
|
|
orgtype, |
|
|
|
val |
|
) |
| ( { union { orgtype o; type n; } r; r.o = val; r.n; } ) |
#define REG_WR_ADDR_iop_sap_out_rw_bus 4 |
#define REG_WR_ADDR_iop_sap_out_rw_bus_hi_oe 12 |
#define REG_WR_ADDR_iop_sap_out_rw_bus_lo_oe 8 |
#define REG_WR_ADDR_iop_sap_out_rw_gen_gated 0 |
#define REG_WR_ADDR_iop_sap_out_rw_gio 16 |
#define STRIDE_iop_sap_out_rw_gio 4 |
- Enumerator:
regk_iop_sap_out_always |
|
regk_iop_sap_out_and |
|
regk_iop_sap_out_clk0 |
|
regk_iop_sap_out_clk1 |
|
regk_iop_sap_out_clk12 |
|
regk_iop_sap_out_clk200 |
|
regk_iop_sap_out_ext |
|
regk_iop_sap_out_gated |
|
regk_iop_sap_out_gio0 |
|
regk_iop_sap_out_gio1 |
|
regk_iop_sap_out_gio16 |
|
regk_iop_sap_out_gio17 |
|
regk_iop_sap_out_gio24 |
|
regk_iop_sap_out_gio25 |
|
regk_iop_sap_out_gio8 |
|
regk_iop_sap_out_gio9 |
|
regk_iop_sap_out_gio_out10 |
|
regk_iop_sap_out_gio_out18 |
|
regk_iop_sap_out_gio_out2 |
|
regk_iop_sap_out_gio_out26 |
|
regk_iop_sap_out_inv |
|
regk_iop_sap_out_nand |
|
regk_iop_sap_out_no |
|
regk_iop_sap_out_none |
|
regk_iop_sap_out_one |
|
regk_iop_sap_out_rw_bus_default |
|
regk_iop_sap_out_rw_bus_hi_oe_default |
|
regk_iop_sap_out_rw_bus_lo_oe_default |
|
regk_iop_sap_out_rw_gen_gated_default |
|
regk_iop_sap_out_rw_gio_default |
|
regk_iop_sap_out_rw_gio_size |
|
regk_iop_sap_out_spu_gio6 |
|
regk_iop_sap_out_spu_gio7 |
|
regk_iop_sap_out_timer_grp0_tmr2 |
|
regk_iop_sap_out_timer_grp0_tmr3 |
|
regk_iop_sap_out_timer_grp1_tmr2 |
|
regk_iop_sap_out_timer_grp1_tmr3 |
|
regk_iop_sap_out_tmr200 |
|
regk_iop_sap_out_yes |
|
Definition at line 190 of file iop_sap_out_defs.h.