35 #ifndef _NLM_HAL_PIC_H
36 #define _NLM_HAL_PIC_H
42 #define PIC_CTRL_ITV 32
43 #define PIC_CTRL_ICI 19
44 #define PIC_CTRL_ITE 18
45 #define PIC_CTRL_STE 10
46 #define PIC_CTRL_WWR1 8
47 #define PIC_CTRL_WWR0 6
48 #define PIC_CTRL_WWN1 4
49 #define PIC_CTRL_WWN0 2
50 #define PIC_CTRL_WTE 0
53 #define PIC_ICI_STATUS 33
54 #define PIC_ITE_STATUS 32
55 #define PIC_STS_STATUS 4
56 #define PIC_WNS_STATUS 2
57 #define PIC_WIS_STATUS 0
60 #define PIC_IPICTRL_NMI 32
61 #define PIC_IPICTRL_RIV 20
62 #define PIC_IPICTRL_IDB 16
63 #define PIC_IPICTRL_DTE 0
66 #define PIC_IRT_ENABLE 31
67 #define PIC_IRT_NMI 29
68 #define PIC_IRT_SCH 28
69 #define PIC_IRT_RVEC 20
74 #define PIC_BYTESWAP 0x02
75 #define PIC_STATUS 0x04
76 #define PIC_INTR_TIMEOUT 0x06
77 #define PIC_ICI0_INTR_TIMEOUT 0x08
78 #define PIC_ICI1_INTR_TIMEOUT 0x0a
79 #define PIC_ICI2_INTR_TIMEOUT 0x0c
80 #define PIC_IPI_CTL 0x0e
81 #define PIC_INT_ACK 0x10
82 #define PIC_INT_PENDING0 0x12
83 #define PIC_INT_PENDING1 0x14
84 #define PIC_INT_PENDING2 0x16
86 #define PIC_WDOG0_MAXVAL 0x18
87 #define PIC_WDOG0_COUNT 0x1a
88 #define PIC_WDOG0_ENABLE0 0x1c
89 #define PIC_WDOG0_ENABLE1 0x1e
90 #define PIC_WDOG0_BEATCMD 0x20
91 #define PIC_WDOG0_BEAT0 0x22
92 #define PIC_WDOG0_BEAT1 0x24
94 #define PIC_WDOG1_MAXVAL 0x26
95 #define PIC_WDOG1_COUNT 0x28
96 #define PIC_WDOG1_ENABLE0 0x2a
97 #define PIC_WDOG1_ENABLE1 0x2c
98 #define PIC_WDOG1_BEATCMD 0x2e
99 #define PIC_WDOG1_BEAT0 0x30
100 #define PIC_WDOG1_BEAT1 0x32
102 #define PIC_WDOG_MAXVAL(i) (PIC_WDOG0_MAXVAL + ((i) ? 7 : 0))
103 #define PIC_WDOG_COUNT(i) (PIC_WDOG0_COUNT + ((i) ? 7 : 0))
104 #define PIC_WDOG_ENABLE0(i) (PIC_WDOG0_ENABLE0 + ((i) ? 7 : 0))
105 #define PIC_WDOG_ENABLE1(i) (PIC_WDOG0_ENABLE1 + ((i) ? 7 : 0))
106 #define PIC_WDOG_BEATCMD(i) (PIC_WDOG0_BEATCMD + ((i) ? 7 : 0))
107 #define PIC_WDOG_BEAT0(i) (PIC_WDOG0_BEAT0 + ((i) ? 7 : 0))
108 #define PIC_WDOG_BEAT1(i) (PIC_WDOG0_BEAT1 + ((i) ? 7 : 0))
110 #define PIC_TIMER0_MAXVAL 0x34
111 #define PIC_TIMER1_MAXVAL 0x36
112 #define PIC_TIMER2_MAXVAL 0x38
113 #define PIC_TIMER3_MAXVAL 0x3a
114 #define PIC_TIMER4_MAXVAL 0x3c
115 #define PIC_TIMER5_MAXVAL 0x3e
116 #define PIC_TIMER6_MAXVAL 0x40
117 #define PIC_TIMER7_MAXVAL 0x42
118 #define PIC_TIMER_MAXVAL(i) (PIC_TIMER0_MAXVAL + ((i) * 2))
120 #define PIC_TIMER0_COUNT 0x44
121 #define PIC_TIMER1_COUNT 0x46
122 #define PIC_TIMER2_COUNT 0x48
123 #define PIC_TIMER3_COUNT 0x4a
124 #define PIC_TIMER4_COUNT 0x4c
125 #define PIC_TIMER5_COUNT 0x4e
126 #define PIC_TIMER6_COUNT 0x50
127 #define PIC_TIMER7_COUNT 0x52
128 #define PIC_TIMER_COUNT(i) (PIC_TIMER0_COUNT + ((i) * 2))
130 #define PIC_ITE0_N0_N1 0x54
131 #define PIC_ITE1_N0_N1 0x58
132 #define PIC_ITE2_N0_N1 0x5c
133 #define PIC_ITE3_N0_N1 0x60
134 #define PIC_ITE4_N0_N1 0x64
135 #define PIC_ITE5_N0_N1 0x68
136 #define PIC_ITE6_N0_N1 0x6c
137 #define PIC_ITE7_N0_N1 0x70
138 #define PIC_ITE_N0_N1(i) (PIC_ITE0_N0_N1 + ((i) * 4))
140 #define PIC_ITE0_N2_N3 0x56
141 #define PIC_ITE1_N2_N3 0x5a
142 #define PIC_ITE2_N2_N3 0x5e
143 #define PIC_ITE3_N2_N3 0x62
144 #define PIC_ITE4_N2_N3 0x66
145 #define PIC_ITE5_N2_N3 0x6a
146 #define PIC_ITE6_N2_N3 0x6e
147 #define PIC_ITE7_N2_N3 0x72
148 #define PIC_ITE_N2_N3(i) (PIC_ITE0_N2_N3 + ((i) * 4))
150 #define PIC_IRT0 0x74
151 #define PIC_IRT(i) (PIC_IRT0 + ((i) * 2))
153 #define TIMER_CYCLES_MAXVAL 0xffffffffffffffffULL
158 #define PIC_NUM_IRTS 160
160 #define PIC_IRT_WD_0_INDEX 0
161 #define PIC_IRT_WD_1_INDEX 1
162 #define PIC_IRT_WD_NMI_0_INDEX 2
163 #define PIC_IRT_WD_NMI_1_INDEX 3
164 #define PIC_IRT_TIMER_0_INDEX 4
165 #define PIC_IRT_TIMER_1_INDEX 5
166 #define PIC_IRT_TIMER_2_INDEX 6
167 #define PIC_IRT_TIMER_3_INDEX 7
168 #define PIC_IRT_TIMER_4_INDEX 8
169 #define PIC_IRT_TIMER_5_INDEX 9
170 #define PIC_IRT_TIMER_6_INDEX 10
171 #define PIC_IRT_TIMER_7_INDEX 11
172 #define PIC_IRT_CLOCK_INDEX PIC_IRT_TIMER_7_INDEX
173 #define PIC_IRT_TIMER_INDEX(num) ((num) + PIC_IRT_TIMER_0_INDEX)
177 #define PIC_NUM_MSG_Q_IRTS 32
178 #define PIC_IRT_MSG_Q0_INDEX 12
179 #define PIC_IRT_MSG_Q_INDEX(qid) ((qid) + PIC_IRT_MSG_Q0_INDEX)
181 #define PIC_IRT_MSG_0_INDEX 44
182 #define PIC_IRT_MSG_1_INDEX 45
184 #define PIC_NUM_PCIE_MSIX_IRTS 32
185 #define PIC_IRT_PCIE_MSIX_0_INDEX 46
186 #define PIC_IRT_PCIE_MSIX_INDEX(num) ((num) + PIC_IRT_PCIE_MSIX_0_INDEX)
188 #define PIC_NUM_PCIE_LINK_IRTS 4
189 #define PIC_IRT_PCIE_LINK_0_INDEX 78
190 #define PIC_IRT_PCIE_LINK_1_INDEX 79
191 #define PIC_IRT_PCIE_LINK_2_INDEX 80
192 #define PIC_IRT_PCIE_LINK_3_INDEX 81
193 #define PIC_IRT_PCIE_LINK_INDEX(num) ((num) + PIC_IRT_PCIE_LINK_0_INDEX)
195 #define PIC_NUM_NA_IRTS 32
197 #define PIC_IRT_NA_0_INDEX 82
198 #define PIC_IRT_NA_INDEX(num) ((num) + PIC_IRT_NA_0_INDEX)
199 #define PIC_IRT_POE_INDEX 114
201 #define PIC_NUM_USB_IRTS 6
202 #define PIC_IRT_USB_0_INDEX 115
203 #define PIC_IRT_EHCI_0_INDEX 115
204 #define PIC_IRT_OHCI_0_INDEX 116
205 #define PIC_IRT_OHCI_1_INDEX 117
206 #define PIC_IRT_EHCI_1_INDEX 118
207 #define PIC_IRT_OHCI_2_INDEX 119
208 #define PIC_IRT_OHCI_3_INDEX 120
209 #define PIC_IRT_USB_INDEX(num) ((num) + PIC_IRT_USB_0_INDEX)
211 #define PIC_IRT_GDX_INDEX 121
212 #define PIC_IRT_SEC_INDEX 122
213 #define PIC_IRT_RSA_INDEX 123
215 #define PIC_NUM_COMP_IRTS 4
216 #define PIC_IRT_COMP_0_INDEX 124
217 #define PIC_IRT_COMP_INDEX(num) ((num) + PIC_IRT_COMP_0_INDEX)
219 #define PIC_IRT_GBU_INDEX 128
220 #define PIC_IRT_ICC_0_INDEX 129
221 #define PIC_IRT_ICC_1_INDEX 130
222 #define PIC_IRT_ICC_2_INDEX 131
223 #define PIC_IRT_CAM_INDEX 132
224 #define PIC_IRT_UART_0_INDEX 133
225 #define PIC_IRT_UART_1_INDEX 134
226 #define PIC_IRT_I2C_0_INDEX 135
227 #define PIC_IRT_I2C_1_INDEX 136
228 #define PIC_IRT_SYS_0_INDEX 137
229 #define PIC_IRT_SYS_1_INDEX 138
230 #define PIC_IRT_JTAG_INDEX 139
231 #define PIC_IRT_PIC_INDEX 140
232 #define PIC_IRT_NBU_INDEX 141
233 #define PIC_IRT_TCU_INDEX 142
234 #define PIC_IRT_GCU_INDEX 143
235 #define PIC_IRT_DMC_0_INDEX 144
236 #define PIC_IRT_DMC_1_INDEX 145
238 #define PIC_NUM_GPIO_IRTS 4
239 #define PIC_IRT_GPIO_0_INDEX 146
240 #define PIC_IRT_GPIO_INDEX(num) ((num) + PIC_IRT_GPIO_0_INDEX)
243 #define PIC_IRT_NOR_INDEX 150
244 #define PIC_IRT_NAND_INDEX 151
245 #define PIC_IRT_SPI_INDEX 152
246 #define PIC_IRT_MMC_INDEX 153
248 #define PIC_CLOCK_TIMER 7
249 #define PIC_IRQ_BASE 8
251 #if !defined(LOCORE) && !defined(__ASSEMBLY__)
253 #define PIC_IRT_FIRST_IRQ (PIC_IRQ_BASE)
254 #define PIC_IRT_LAST_IRQ 63
255 #define PIC_IRQ_IS_IRT(irq) ((irq) >= PIC_IRT_FIRST_IRQ)
260 #define PIC_IRT_VALID 1
261 #define PIC_LOCAL_SCHEDULING 1
262 #define PIC_GLOBAL_SCHEDULING 0
264 #define nlm_read_pic_reg(b, r) nlm_read_reg64(b, r)
265 #define nlm_write_pic_reg(b, r, v) nlm_write_reg64(b, r, v)
266 #define nlm_get_pic_pcibase(node) nlm_pcicfg_base(XLP_IO_PIC_OFFSET(node))
267 #define nlm_get_pic_regbase(node) (nlm_get_pic_pcibase(node) + XLP_IO_PCI_HDRSZ)
271 nlm_pic_read_irt(
uint64_t base,
int irt_index)
298 nlm_set_irt_to_cpu(
uint64_t base,
int irt,
int cpu)
310 nlm_pic_write_irt(
uint64_t base,
int irt_num,
int en,
int nmi,
311 int sch,
int vec,
int dt,
int db,
int dte)
315 val = (((
uint64_t)en & 0x1) << 31) | ((nmi & 0x1) << 29) |
316 ((sch & 0x1) << 28) | ((vec & 0x3f) << 20) |
317 ((dt & 0x1) << 19) | ((db & 0x7) << 16) |
324 nlm_pic_write_irt_direct(
uint64_t base,
int irt_num,
int en,
int nmi,
325 int sch,
int vec,
int cpu)
327 nlm_pic_write_irt(base, irt_num, en, nmi, sch, vec, 1,
345 nlm_pic_set_timer(
uint64_t base,
int timer,
uint64_t value,
int irq,
int cpu)
361 nlm_pic_enable_irt(
uint64_t base,
int irt)
370 nlm_pic_disable_irt(
uint64_t base,
int irt)
379 nlm_pic_send_ipi(
uint64_t base,
int hwt,
int irq,
int nmi)
386 ipi = ((
uint64_t)nmi << 31) | (irq << 20) | (node << 17) |
395 nlm_pic_ack(
uint64_t base,
int irt_num)
405 nlm_pic_init_irt(
uint64_t base,
int irt,
int irq,
int hwt)
407 nlm_pic_write_irt_direct(base, irt, 0, 0, 0, irq, 0);