Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
Macros
mx28.h File Reference
#include <mach/mxs.h>

Go to the source code of this file.

Macros

#define MX28_OCRAM_BASE_ADDR   0x00000000
 
#define MX28_OCRAM_SIZE   SZ_128K
 
#define MX28_IO_BASE_ADDR   0x80000000
 
#define MX28_IO_SIZE   SZ_1M
 
#define MX28_ICOLL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x000000)
 
#define MX28_HSADC_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x002000)
 
#define MX28_APBH_DMA_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x004000)
 
#define MX28_PERFMON_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x006000)
 
#define MX28_BCH_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x00a000)
 
#define MX28_GPMI_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x00c000)
 
#define MX28_SSP0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x010000)
 
#define MX28_SSP1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x012000)
 
#define MX28_SSP2_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x014000)
 
#define MX28_SSP3_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x016000)
 
#define MX28_PINCTRL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x018000)
 
#define MX28_DIGCTL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x01c000)
 
#define MX28_ETM_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x022000)
 
#define MX28_APBX_DMA_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x024000)
 
#define MX28_DCP_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x028000)
 
#define MX28_PXP_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x02a000)
 
#define MX28_OCOTP_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x02c000)
 
#define MX28_AXI_AHB0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x02e000)
 
#define MX28_LCDIF_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x030000)
 
#define MX28_CAN0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x032000)
 
#define MX28_CAN1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x034000)
 
#define MX28_SIMDBG_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c000)
 
#define MX28_SIMGPMISEL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c200)
 
#define MX28_SIMSSPSEL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c300)
 
#define MX28_SIMMEMSEL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c400)
 
#define MX28_GPIOMON_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c500)
 
#define MX28_SIMENET_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c700)
 
#define MX28_ARMJTAG_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c800)
 
#define MX28_CLKCTRL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x040000)
 
#define MX28_SAIF0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x042000)
 
#define MX28_POWER_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x044000)
 
#define MX28_SAIF1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x046000)
 
#define MX28_LRADC_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x050000)
 
#define MX28_SPDIF_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x054000)
 
#define MX28_RTC_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x056000)
 
#define MX28_I2C0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x058000)
 
#define MX28_I2C1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x05a000)
 
#define MX28_PWM_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x064000)
 
#define MX28_TIMROT_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x068000)
 
#define MX28_AUART0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x06a000)
 
#define MX28_AUART1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x06c000)
 
#define MX28_AUART2_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x06e000)
 
#define MX28_AUART3_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x070000)
 
#define MX28_AUART4_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x072000)
 
#define MX28_DUART_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x074000)
 
#define MX28_USBPHY0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x07C000)
 
#define MX28_USBPHY1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x07e000)
 
#define MX28_USBCTRL0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x080000)
 
#define MX28_USBCTRL1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x090000)
 
#define MX28_DFLPT_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x0c0000)
 
#define MX28_DRAM_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x0e0000)
 
#define MX28_ENET_MAC0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x0f0000)
 
#define MX28_ENET_MAC1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x0f4000)
 
#define MX28_IO_P2V(x)   MXS_IO_P2V(x)
 
#define MX28_IO_ADDRESS(x)   IOMEM(MX28_IO_P2V(x))
 
#define MX28_INT_BATT_BRNOUT   0
 
#define MX28_INT_VDDD_BRNOUT   1
 
#define MX28_INT_VDDIO_BRNOUT   2
 
#define MX28_INT_VDDA_BRNOUT   3
 
#define MX28_INT_VDD5V_DROOP   4
 
#define MX28_INT_DCDC4P2_BRNOUT   5
 
#define MX28_INT_VDD5V   6
 
#define MX28_INT_CAN0   8
 
#define MX28_INT_CAN1   9
 
#define MX28_INT_LRADC_TOUCH   10
 
#define MX28_INT_HSADC   13
 
#define MX28_INT_LRADC_THRESH0   14
 
#define MX28_INT_LRADC_THRESH1   15
 
#define MX28_INT_LRADC_CH0   16
 
#define MX28_INT_LRADC_CH1   17
 
#define MX28_INT_LRADC_CH2   18
 
#define MX28_INT_LRADC_CH3   19
 
#define MX28_INT_LRADC_CH4   20
 
#define MX28_INT_LRADC_CH5   21
 
#define MX28_INT_LRADC_CH6   22
 
#define MX28_INT_LRADC_CH7   23
 
#define MX28_INT_LRADC_BUTTON0   24
 
#define MX28_INT_LRADC_BUTTON1   25
 
#define MX28_INT_PERFMON   27
 
#define MX28_INT_RTC_1MSEC   28
 
#define MX28_INT_RTC_ALARM   29
 
#define MX28_INT_COMMS   31
 
#define MX28_INT_EMI_ERR   32
 
#define MX28_INT_LCDIF   38
 
#define MX28_INT_PXP   39
 
#define MX28_INT_BCH   41
 
#define MX28_INT_GPMI   42
 
#define MX28_INT_SPDIF_ERROR   45
 
#define MX28_INT_DUART   47
 
#define MX28_INT_TIMER0   48
 
#define MX28_INT_TIMER1   49
 
#define MX28_INT_TIMER2   50
 
#define MX28_INT_TIMER3   51
 
#define MX28_INT_DCP_VMI   52
 
#define MX28_INT_DCP   53
 
#define MX28_INT_DCP_SECURE   54
 
#define MX28_INT_SAIF1   58
 
#define MX28_INT_SAIF0   59
 
#define MX28_INT_SPDIF_DMA   66
 
#define MX28_INT_I2C0_DMA   68
 
#define MX28_INT_I2C1_DMA   69
 
#define MX28_INT_AUART0_RX_DMA   70
 
#define MX28_INT_AUART0_TX_DMA   71
 
#define MX28_INT_AUART1_RX_DMA   72
 
#define MX28_INT_AUART1_TX_DMA   73
 
#define MX28_INT_AUART2_RX_DMA   74
 
#define MX28_INT_AUART2_TX_DMA   75
 
#define MX28_INT_AUART3_RX_DMA   76
 
#define MX28_INT_AUART3_TX_DMA   77
 
#define MX28_INT_AUART4_RX_DMA   78
 
#define MX28_INT_AUART4_TX_DMA   79
 
#define MX28_INT_SAIF0_DMA   80
 
#define MX28_INT_SAIF1_DMA   81
 
#define MX28_INT_SSP0_DMA   82
 
#define MX28_INT_SSP1_DMA   83
 
#define MX28_INT_SSP2_DMA   84
 
#define MX28_INT_SSP3_DMA   85
 
#define MX28_INT_LCDIF_DMA   86
 
#define MX28_INT_HSADC_DMA   87
 
#define MX28_INT_GPMI_DMA   88
 
#define MX28_INT_DIGCTL_DEBUG_TRAP   89
 
#define MX28_INT_USB1   92
 
#define MX28_INT_USB0   93
 
#define MX28_INT_USB1_WAKEUP   94
 
#define MX28_INT_USB0_WAKEUP   95
 
#define MX28_INT_SSP0_ERROR   96
 
#define MX28_INT_SSP1_ERROR   97
 
#define MX28_INT_SSP2_ERROR   98
 
#define MX28_INT_SSP3_ERROR   99
 
#define MX28_INT_ENET_SWI   100
 
#define MX28_INT_ENET_MAC0   101
 
#define MX28_INT_ENET_MAC1   102
 
#define MX28_INT_ENET_MAC0_1588   103
 
#define MX28_INT_ENET_MAC1_1588   104
 
#define MX28_INT_I2C1_ERROR   110
 
#define MX28_INT_I2C0_ERROR   111
 
#define MX28_INT_AUART0   112
 
#define MX28_INT_AUART1   113
 
#define MX28_INT_AUART2   114
 
#define MX28_INT_AUART3   115
 
#define MX28_INT_AUART4   116
 
#define MX28_INT_GPIO4   123
 
#define MX28_INT_GPIO3   124
 
#define MX28_INT_GPIO2   125
 
#define MX28_INT_GPIO1   126
 
#define MX28_INT_GPIO0   127
 
#define MX28_DMA_SSP0   0
 
#define MX28_DMA_SSP1   1
 
#define MX28_DMA_SSP2   2
 
#define MX28_DMA_SSP3   3
 
#define MX28_DMA_GPMI0   4
 
#define MX28_DMA_GPMI1   5
 
#define MX28_DMA_GPMI2   6
 
#define MX28_DMA_GPMI3   7
 
#define MX28_DMA_GPMI4   8
 
#define MX28_DMA_GPMI5   9
 
#define MX28_DMA_GPMI6   10
 
#define MX28_DMA_GPMI7   11
 
#define MX28_DMA_HSADC   12
 
#define MX28_DMA_LCDIF   13
 
#define MX28_DMA_AUART4_RX   0
 
#define MX28_DMA_AUART4_TX   1
 
#define MX28_DMA_SPDIF_TX   2
 
#define MX28_DMA_SAIF0   4
 
#define MX28_DMA_SAIF1   5
 
#define MX28_DMA_I2C0   6
 
#define MX28_DMA_I2C1   7
 
#define MX28_DMA_AUART0_RX   8
 
#define MX28_DMA_AUART0_TX   9
 
#define MX28_DMA_AUART1_RX   10
 
#define MX28_DMA_AUART1_TX   11
 
#define MX28_DMA_AUART2_RX   12
 
#define MX28_DMA_AUART2_TX   13
 
#define MX28_DMA_AUART3_RX   14
 
#define MX28_DMA_AUART3_TX   15
 

Macro Definition Documentation

#define MX28_APBH_DMA_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x004000)

Definition at line 38 of file mx28.h.

#define MX28_APBX_DMA_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x024000)

Definition at line 49 of file mx28.h.

#define MX28_ARMJTAG_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c800)

Definition at line 63 of file mx28.h.

#define MX28_AUART0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x06a000)

Definition at line 75 of file mx28.h.

#define MX28_AUART1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x06c000)

Definition at line 76 of file mx28.h.

#define MX28_AUART2_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x06e000)

Definition at line 77 of file mx28.h.

#define MX28_AUART3_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x070000)

Definition at line 78 of file mx28.h.

#define MX28_AUART4_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x072000)

Definition at line 79 of file mx28.h.

#define MX28_AXI_AHB0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x02e000)

Definition at line 53 of file mx28.h.

#define MX28_BCH_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x00a000)

Definition at line 40 of file mx28.h.

#define MX28_CAN0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x032000)

Definition at line 55 of file mx28.h.

#define MX28_CAN1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x034000)

Definition at line 56 of file mx28.h.

#define MX28_CLKCTRL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x040000)

Definition at line 64 of file mx28.h.

#define MX28_DCP_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x028000)

Definition at line 50 of file mx28.h.

#define MX28_DFLPT_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x0c0000)

Definition at line 85 of file mx28.h.

#define MX28_DIGCTL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x01c000)

Definition at line 47 of file mx28.h.

#define MX28_DMA_AUART0_RX   8

Definition at line 216 of file mx28.h.

#define MX28_DMA_AUART0_TX   9

Definition at line 217 of file mx28.h.

#define MX28_DMA_AUART1_RX   10

Definition at line 218 of file mx28.h.

#define MX28_DMA_AUART1_TX   11

Definition at line 219 of file mx28.h.

#define MX28_DMA_AUART2_RX   12

Definition at line 220 of file mx28.h.

#define MX28_DMA_AUART2_TX   13

Definition at line 221 of file mx28.h.

#define MX28_DMA_AUART3_RX   14

Definition at line 222 of file mx28.h.

#define MX28_DMA_AUART3_TX   15

Definition at line 223 of file mx28.h.

#define MX28_DMA_AUART4_RX   0

Definition at line 209 of file mx28.h.

#define MX28_DMA_AUART4_TX   1

Definition at line 210 of file mx28.h.

#define MX28_DMA_GPMI0   4

Definition at line 195 of file mx28.h.

#define MX28_DMA_GPMI1   5

Definition at line 196 of file mx28.h.

#define MX28_DMA_GPMI2   6

Definition at line 197 of file mx28.h.

#define MX28_DMA_GPMI3   7

Definition at line 198 of file mx28.h.

#define MX28_DMA_GPMI4   8

Definition at line 199 of file mx28.h.

#define MX28_DMA_GPMI5   9

Definition at line 200 of file mx28.h.

#define MX28_DMA_GPMI6   10

Definition at line 201 of file mx28.h.

#define MX28_DMA_GPMI7   11

Definition at line 202 of file mx28.h.

#define MX28_DMA_HSADC   12

Definition at line 203 of file mx28.h.

#define MX28_DMA_I2C0   6

Definition at line 214 of file mx28.h.

#define MX28_DMA_I2C1   7

Definition at line 215 of file mx28.h.

#define MX28_DMA_LCDIF   13

Definition at line 204 of file mx28.h.

#define MX28_DMA_SAIF0   4

Definition at line 212 of file mx28.h.

#define MX28_DMA_SAIF1   5

Definition at line 213 of file mx28.h.

#define MX28_DMA_SPDIF_TX   2

Definition at line 211 of file mx28.h.

#define MX28_DMA_SSP0   0

Definition at line 191 of file mx28.h.

#define MX28_DMA_SSP1   1

Definition at line 192 of file mx28.h.

#define MX28_DMA_SSP2   2

Definition at line 193 of file mx28.h.

#define MX28_DMA_SSP3   3

Definition at line 194 of file mx28.h.

#define MX28_DRAM_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x0e0000)

Definition at line 86 of file mx28.h.

#define MX28_DUART_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x074000)

Definition at line 80 of file mx28.h.

#define MX28_ENET_MAC0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x0f0000)

Definition at line 87 of file mx28.h.

#define MX28_ENET_MAC1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x0f4000)

Definition at line 88 of file mx28.h.

#define MX28_ETM_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x022000)

Definition at line 48 of file mx28.h.

#define MX28_GPIOMON_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c500)

Definition at line 61 of file mx28.h.

#define MX28_GPMI_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x00c000)

Definition at line 41 of file mx28.h.

#define MX28_HSADC_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x002000)

Definition at line 37 of file mx28.h.

#define MX28_I2C0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x058000)

Definition at line 71 of file mx28.h.

#define MX28_I2C1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x05a000)

Definition at line 72 of file mx28.h.

#define MX28_ICOLL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x000000)

Definition at line 36 of file mx28.h.

#define MX28_INT_AUART0   112

Definition at line 177 of file mx28.h.

#define MX28_INT_AUART0_RX_DMA   70

Definition at line 142 of file mx28.h.

#define MX28_INT_AUART0_TX_DMA   71

Definition at line 143 of file mx28.h.

#define MX28_INT_AUART1   113

Definition at line 178 of file mx28.h.

#define MX28_INT_AUART1_RX_DMA   72

Definition at line 144 of file mx28.h.

#define MX28_INT_AUART1_TX_DMA   73

Definition at line 145 of file mx28.h.

#define MX28_INT_AUART2   114

Definition at line 179 of file mx28.h.

#define MX28_INT_AUART2_RX_DMA   74

Definition at line 146 of file mx28.h.

#define MX28_INT_AUART2_TX_DMA   75

Definition at line 147 of file mx28.h.

#define MX28_INT_AUART3   115

Definition at line 180 of file mx28.h.

#define MX28_INT_AUART3_RX_DMA   76

Definition at line 148 of file mx28.h.

#define MX28_INT_AUART3_TX_DMA   77

Definition at line 149 of file mx28.h.

#define MX28_INT_AUART4   116

Definition at line 181 of file mx28.h.

#define MX28_INT_AUART4_RX_DMA   78

Definition at line 150 of file mx28.h.

#define MX28_INT_AUART4_TX_DMA   79

Definition at line 151 of file mx28.h.

#define MX28_INT_BATT_BRNOUT   0

Definition at line 96 of file mx28.h.

#define MX28_INT_BCH   41

Definition at line 126 of file mx28.h.

#define MX28_INT_CAN0   8

Definition at line 103 of file mx28.h.

#define MX28_INT_CAN1   9

Definition at line 104 of file mx28.h.

#define MX28_INT_COMMS   31

Definition at line 122 of file mx28.h.

#define MX28_INT_DCDC4P2_BRNOUT   5

Definition at line 101 of file mx28.h.

#define MX28_INT_DCP   53

Definition at line 135 of file mx28.h.

#define MX28_INT_DCP_SECURE   54

Definition at line 136 of file mx28.h.

#define MX28_INT_DCP_VMI   52

Definition at line 134 of file mx28.h.

#define MX28_INT_DIGCTL_DEBUG_TRAP   89

Definition at line 161 of file mx28.h.

#define MX28_INT_DUART   47

Definition at line 129 of file mx28.h.

#define MX28_INT_EMI_ERR   32

Definition at line 123 of file mx28.h.

#define MX28_INT_ENET_MAC0   101

Definition at line 171 of file mx28.h.

#define MX28_INT_ENET_MAC0_1588   103

Definition at line 173 of file mx28.h.

#define MX28_INT_ENET_MAC1   102

Definition at line 172 of file mx28.h.

#define MX28_INT_ENET_MAC1_1588   104

Definition at line 174 of file mx28.h.

#define MX28_INT_ENET_SWI   100

Definition at line 170 of file mx28.h.

#define MX28_INT_GPIO0   127

Definition at line 186 of file mx28.h.

#define MX28_INT_GPIO1   126

Definition at line 185 of file mx28.h.

#define MX28_INT_GPIO2   125

Definition at line 184 of file mx28.h.

#define MX28_INT_GPIO3   124

Definition at line 183 of file mx28.h.

#define MX28_INT_GPIO4   123

Definition at line 182 of file mx28.h.

#define MX28_INT_GPMI   42

Definition at line 127 of file mx28.h.

#define MX28_INT_GPMI_DMA   88

Definition at line 160 of file mx28.h.

#define MX28_INT_HSADC   13

Definition at line 106 of file mx28.h.

#define MX28_INT_HSADC_DMA   87

Definition at line 159 of file mx28.h.

#define MX28_INT_I2C0_DMA   68

Definition at line 140 of file mx28.h.

#define MX28_INT_I2C0_ERROR   111

Definition at line 176 of file mx28.h.

#define MX28_INT_I2C1_DMA   69

Definition at line 141 of file mx28.h.

#define MX28_INT_I2C1_ERROR   110

Definition at line 175 of file mx28.h.

#define MX28_INT_LCDIF   38

Definition at line 124 of file mx28.h.

#define MX28_INT_LCDIF_DMA   86

Definition at line 158 of file mx28.h.

#define MX28_INT_LRADC_BUTTON0   24

Definition at line 117 of file mx28.h.

#define MX28_INT_LRADC_BUTTON1   25

Definition at line 118 of file mx28.h.

#define MX28_INT_LRADC_CH0   16

Definition at line 109 of file mx28.h.

#define MX28_INT_LRADC_CH1   17

Definition at line 110 of file mx28.h.

#define MX28_INT_LRADC_CH2   18

Definition at line 111 of file mx28.h.

#define MX28_INT_LRADC_CH3   19

Definition at line 112 of file mx28.h.

#define MX28_INT_LRADC_CH4   20

Definition at line 113 of file mx28.h.

#define MX28_INT_LRADC_CH5   21

Definition at line 114 of file mx28.h.

#define MX28_INT_LRADC_CH6   22

Definition at line 115 of file mx28.h.

#define MX28_INT_LRADC_CH7   23

Definition at line 116 of file mx28.h.

#define MX28_INT_LRADC_THRESH0   14

Definition at line 107 of file mx28.h.

#define MX28_INT_LRADC_THRESH1   15

Definition at line 108 of file mx28.h.

#define MX28_INT_LRADC_TOUCH   10

Definition at line 105 of file mx28.h.

#define MX28_INT_PERFMON   27

Definition at line 119 of file mx28.h.

#define MX28_INT_PXP   39

Definition at line 125 of file mx28.h.

#define MX28_INT_RTC_1MSEC   28

Definition at line 120 of file mx28.h.

#define MX28_INT_RTC_ALARM   29

Definition at line 121 of file mx28.h.

#define MX28_INT_SAIF0   59

Definition at line 138 of file mx28.h.

#define MX28_INT_SAIF0_DMA   80

Definition at line 152 of file mx28.h.

#define MX28_INT_SAIF1   58

Definition at line 137 of file mx28.h.

#define MX28_INT_SAIF1_DMA   81

Definition at line 153 of file mx28.h.

#define MX28_INT_SPDIF_DMA   66

Definition at line 139 of file mx28.h.

#define MX28_INT_SPDIF_ERROR   45

Definition at line 128 of file mx28.h.

#define MX28_INT_SSP0_DMA   82

Definition at line 154 of file mx28.h.

#define MX28_INT_SSP0_ERROR   96

Definition at line 166 of file mx28.h.

#define MX28_INT_SSP1_DMA   83

Definition at line 155 of file mx28.h.

#define MX28_INT_SSP1_ERROR   97

Definition at line 167 of file mx28.h.

#define MX28_INT_SSP2_DMA   84

Definition at line 156 of file mx28.h.

#define MX28_INT_SSP2_ERROR   98

Definition at line 168 of file mx28.h.

#define MX28_INT_SSP3_DMA   85

Definition at line 157 of file mx28.h.

#define MX28_INT_SSP3_ERROR   99

Definition at line 169 of file mx28.h.

#define MX28_INT_TIMER0   48

Definition at line 130 of file mx28.h.

#define MX28_INT_TIMER1   49

Definition at line 131 of file mx28.h.

#define MX28_INT_TIMER2   50

Definition at line 132 of file mx28.h.

#define MX28_INT_TIMER3   51

Definition at line 133 of file mx28.h.

#define MX28_INT_USB0   93

Definition at line 163 of file mx28.h.

#define MX28_INT_USB0_WAKEUP   95

Definition at line 165 of file mx28.h.

#define MX28_INT_USB1   92

Definition at line 162 of file mx28.h.

#define MX28_INT_USB1_WAKEUP   94

Definition at line 164 of file mx28.h.

#define MX28_INT_VDD5V   6

Definition at line 102 of file mx28.h.

#define MX28_INT_VDD5V_DROOP   4

Definition at line 100 of file mx28.h.

#define MX28_INT_VDDA_BRNOUT   3

Definition at line 99 of file mx28.h.

#define MX28_INT_VDDD_BRNOUT   1

Definition at line 97 of file mx28.h.

#define MX28_INT_VDDIO_BRNOUT   2

Definition at line 98 of file mx28.h.

#define MX28_IO_ADDRESS (   x)    IOMEM(MX28_IO_P2V(x))

Definition at line 91 of file mx28.h.

#define MX28_IO_BASE_ADDR   0x80000000

Definition at line 33 of file mx28.h.

#define MX28_IO_P2V (   x)    MXS_IO_P2V(x)

Definition at line 90 of file mx28.h.

#define MX28_IO_SIZE   SZ_1M

Definition at line 34 of file mx28.h.

#define MX28_LCDIF_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x030000)

Definition at line 54 of file mx28.h.

#define MX28_LRADC_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x050000)

Definition at line 68 of file mx28.h.

#define MX28_OCOTP_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x02c000)

Definition at line 52 of file mx28.h.

#define MX28_OCRAM_BASE_ADDR   0x00000000

Definition at line 27 of file mx28.h.

#define MX28_OCRAM_SIZE   SZ_128K

Definition at line 28 of file mx28.h.

#define MX28_PERFMON_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x006000)

Definition at line 39 of file mx28.h.

#define MX28_PINCTRL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x018000)

Definition at line 46 of file mx28.h.

#define MX28_POWER_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x044000)

Definition at line 66 of file mx28.h.

#define MX28_PWM_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x064000)

Definition at line 73 of file mx28.h.

#define MX28_PXP_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x02a000)

Definition at line 51 of file mx28.h.

#define MX28_RTC_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x056000)

Definition at line 70 of file mx28.h.

#define MX28_SAIF0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x042000)

Definition at line 65 of file mx28.h.

#define MX28_SAIF1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x046000)

Definition at line 67 of file mx28.h.

#define MX28_SIMDBG_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c000)

Definition at line 57 of file mx28.h.

#define MX28_SIMENET_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c700)

Definition at line 62 of file mx28.h.

#define MX28_SIMGPMISEL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c200)

Definition at line 58 of file mx28.h.

#define MX28_SIMMEMSEL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c400)

Definition at line 60 of file mx28.h.

#define MX28_SIMSSPSEL_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x03c300)

Definition at line 59 of file mx28.h.

#define MX28_SPDIF_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x054000)

Definition at line 69 of file mx28.h.

#define MX28_SSP0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x010000)

Definition at line 42 of file mx28.h.

#define MX28_SSP1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x012000)

Definition at line 43 of file mx28.h.

#define MX28_SSP2_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x014000)

Definition at line 44 of file mx28.h.

#define MX28_SSP3_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x016000)

Definition at line 45 of file mx28.h.

#define MX28_TIMROT_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x068000)

Definition at line 74 of file mx28.h.

#define MX28_USBCTRL0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x080000)

Definition at line 83 of file mx28.h.

#define MX28_USBCTRL1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x090000)

Definition at line 84 of file mx28.h.

#define MX28_USBPHY0_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x07C000)

Definition at line 81 of file mx28.h.

#define MX28_USBPHY1_BASE_ADDR   (MX28_IO_BASE_ADDR + 0x07e000)

Definition at line 82 of file mx28.h.