Go to the documentation of this file.
20 #ifndef __R8192UDM_H__
21 #define __R8192UDM_H__
25 #define DM_DIG_THRESH_HIGH 40
26 #define DM_DIG_THRESH_LOW 35
28 #define DM_DIG_HIGH_PWR_THRESH_HIGH 75
29 #define DM_DIG_HIGH_PWR_THRESH_LOW 70
31 #define BW_AUTO_SWITCH_HIGH_LOW 25
32 #define BW_AUTO_SWITCH_LOW_HIGH 30
34 #define DM_check_fsync_time_interval 500
37 #define DM_DIG_BACKOFF 12
38 #define DM_DIG_MAX 0x36
39 #define DM_DIG_MIN 0x1c
40 #define DM_DIG_MIN_Netcore 0x12
42 #define RxPathSelection_SS_TH_low 30
43 #define RxPathSelection_diff_TH 18
45 #define RateAdaptiveTH_High 50
46 #define RateAdaptiveTH_Low_20M 30
47 #define RateAdaptiveTH_Low_40M 10
48 #define VeryLowRSSI 15
49 #define CTSToSelfTHVal 30
52 #define E_FOR_TX_POWER_TRACK 300
54 #define TX_POWER_NEAR_FIELD_THRESH_HIGH 68
55 #define TX_POWER_NEAR_FIELD_THRESH_LOW 62
57 #define TX_POWER_ATHEROAP_THRESH_HIGH 78
58 #define TX_POWER_ATHEROAP_THRESH_LOW 72
61 #define Current_Tx_Rate_Reg 0x1b8
62 #define Initial_Tx_Rate_Reg 0x1b9
63 #define Tx_Retry_Count_Reg 0x1ac
238 u32 dm_type,
u32 dm_value);