|
Linux Kernel
3.7.1
|
All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
|
Linux Kernel
3.7.1
|
Go to the source code of this file.
Macros | |
| #define | RIO_MAINT_SPACE_SZ 0x1000000 /* 16MB of RapidIO mainenance space */ |
| #define | RIO_DEV_ID_CAR 0x00 /* [I] Device Identity CAR */ |
| #define | RIO_DEV_INFO_CAR 0x04 /* [I] Device Information CAR */ |
| #define | RIO_ASM_ID_CAR 0x08 /* [I] Assembly Identity CAR */ |
| #define | RIO_ASM_ID_MASK 0xffff0000 /* [I] Asm ID Mask */ |
| #define | RIO_ASM_VEN_ID_MASK 0x0000ffff /* [I] Asm Vend Mask */ |
| #define | RIO_ASM_INFO_CAR 0x0c /* [I] Assembly Information CAR */ |
| #define | RIO_ASM_REV_MASK 0xffff0000 /* [I] Asm Rev Mask */ |
| #define | RIO_EXT_FTR_PTR_MASK 0x0000ffff /* [I] EF_PTR Mask */ |
| #define | RIO_PEF_CAR 0x10 /* [I] Processing Element Features CAR */ |
| #define | RIO_PEF_BRIDGE 0x80000000 /* [I] Bridge */ |
| #define | RIO_PEF_MEMORY 0x40000000 /* [I] MMIO */ |
| #define | RIO_PEF_PROCESSOR 0x20000000 /* [I] Processor */ |
| #define | RIO_PEF_SWITCH 0x10000000 /* [I] Switch */ |
| #define | RIO_PEF_MULTIPORT 0x08000000 /* [VI, 2.1] Multiport */ |
| #define | RIO_PEF_INB_MBOX 0x00f00000 /* [II, <= 1.2] Mailboxes */ |
| #define | RIO_PEF_INB_MBOX0 0x00800000 /* [II, <= 1.2] Mailbox 0 */ |
| #define | RIO_PEF_INB_MBOX1 0x00400000 /* [II, <= 1.2] Mailbox 1 */ |
| #define | RIO_PEF_INB_MBOX2 0x00200000 /* [II, <= 1.2] Mailbox 2 */ |
| #define | RIO_PEF_INB_MBOX3 0x00100000 /* [II, <= 1.2] Mailbox 3 */ |
| #define | RIO_PEF_INB_DOORBELL 0x00080000 /* [II, <= 1.2] Doorbells */ |
| #define | RIO_PEF_EXT_RT 0x00000200 /* [III, 1.3] Extended route table support */ |
| #define | RIO_PEF_STD_RT 0x00000100 /* [III, 1.3] Standard route table support */ |
| #define | RIO_PEF_CTLS 0x00000010 /* [III] CTLS */ |
| #define | RIO_PEF_EXT_FEATURES 0x00000008 /* [I] EFT_PTR valid */ |
| #define | RIO_PEF_ADDR_66 0x00000004 /* [I] 66 bits */ |
| #define | RIO_PEF_ADDR_50 0x00000002 /* [I] 50 bits */ |
| #define | RIO_PEF_ADDR_34 0x00000001 /* [I] 34 bits */ |
| #define | RIO_SWP_INFO_CAR 0x14 /* [I] Switch Port Information CAR */ |
| #define | RIO_SWP_INFO_PORT_TOTAL_MASK 0x0000ff00 /* [I] Total number of ports */ |
| #define | RIO_SWP_INFO_PORT_NUM_MASK 0x000000ff /* [I] Maintenance transaction port number */ |
| #define | RIO_GET_TOTAL_PORTS(x) ((x & RIO_SWP_INFO_PORT_TOTAL_MASK) >> 8) |
| #define | RIO_GET_PORT_NUM(x) (x & RIO_SWP_INFO_PORT_NUM_MASK) |
| #define | RIO_SRC_OPS_CAR 0x18 /* [I] Source Operations CAR */ |
| #define | RIO_SRC_OPS_READ 0x00008000 /* [I] Read op */ |
| #define | RIO_SRC_OPS_WRITE 0x00004000 /* [I] Write op */ |
| #define | RIO_SRC_OPS_STREAM_WRITE 0x00002000 /* [I] Str-write op */ |
| #define | RIO_SRC_OPS_WRITE_RESPONSE 0x00001000 /* [I] Write/resp op */ |
| #define | RIO_SRC_OPS_DATA_MSG 0x00000800 /* [II] Data msg op */ |
| #define | RIO_SRC_OPS_DOORBELL 0x00000400 /* [II] Doorbell op */ |
| #define | RIO_SRC_OPS_ATOMIC_TST_SWP 0x00000100 /* [I] Atomic TAS op */ |
| #define | RIO_SRC_OPS_ATOMIC_INC 0x00000080 /* [I] Atomic inc op */ |
| #define | RIO_SRC_OPS_ATOMIC_DEC 0x00000040 /* [I] Atomic dec op */ |
| #define | RIO_SRC_OPS_ATOMIC_SET 0x00000020 /* [I] Atomic set op */ |
| #define | RIO_SRC_OPS_ATOMIC_CLR 0x00000010 /* [I] Atomic clr op */ |
| #define | RIO_SRC_OPS_PORT_WRITE 0x00000004 /* [I] Port-write op */ |
| #define | RIO_DST_OPS_CAR 0x1c /* Destination Operations CAR */ |
| #define | RIO_DST_OPS_READ 0x00008000 /* [I] Read op */ |
| #define | RIO_DST_OPS_WRITE 0x00004000 /* [I] Write op */ |
| #define | RIO_DST_OPS_STREAM_WRITE 0x00002000 /* [I] Str-write op */ |
| #define | RIO_DST_OPS_WRITE_RESPONSE 0x00001000 /* [I] Write/resp op */ |
| #define | RIO_DST_OPS_DATA_MSG 0x00000800 /* [II] Data msg op */ |
| #define | RIO_DST_OPS_DOORBELL 0x00000400 /* [II] Doorbell op */ |
| #define | RIO_DST_OPS_ATOMIC_TST_SWP 0x00000100 /* [I] Atomic TAS op */ |
| #define | RIO_DST_OPS_ATOMIC_INC 0x00000080 /* [I] Atomic inc op */ |
| #define | RIO_DST_OPS_ATOMIC_DEC 0x00000040 /* [I] Atomic dec op */ |
| #define | RIO_DST_OPS_ATOMIC_SET 0x00000020 /* [I] Atomic set op */ |
| #define | RIO_DST_OPS_ATOMIC_CLR 0x00000010 /* [I] Atomic clr op */ |
| #define | RIO_DST_OPS_PORT_WRITE 0x00000004 /* [I] Port-write op */ |
| #define | RIO_OPS_READ 0x00008000 /* [I] Read op */ |
| #define | RIO_OPS_WRITE 0x00004000 /* [I] Write op */ |
| #define | RIO_OPS_STREAM_WRITE 0x00002000 /* [I] Str-write op */ |
| #define | RIO_OPS_WRITE_RESPONSE 0x00001000 /* [I] Write/resp op */ |
| #define | RIO_OPS_DATA_MSG 0x00000800 /* [II] Data msg op */ |
| #define | RIO_OPS_DOORBELL 0x00000400 /* [II] Doorbell op */ |
| #define | RIO_OPS_ATOMIC_TST_SWP 0x00000100 /* [I] Atomic TAS op */ |
| #define | RIO_OPS_ATOMIC_INC 0x00000080 /* [I] Atomic inc op */ |
| #define | RIO_OPS_ATOMIC_DEC 0x00000040 /* [I] Atomic dec op */ |
| #define | RIO_OPS_ATOMIC_SET 0x00000020 /* [I] Atomic set op */ |
| #define | RIO_OPS_ATOMIC_CLR 0x00000010 /* [I] Atomic clr op */ |
| #define | RIO_OPS_PORT_WRITE 0x00000004 /* [I] Port-write op */ |
| #define | RIO_SWITCH_RT_LIMIT 0x34 /* [III, 1.3] Switch Route Table Destination ID Limit CAR */ |
| #define | RIO_RT_MAX_DESTID 0x0000ffff |
| #define | RIO_MBOX_CSR 0x40 /* [II, <= 1.2] Mailbox CSR */ |
| #define | RIO_MBOX0_AVAIL 0x80000000 /* [II] Mbox 0 avail */ |
| #define | RIO_MBOX0_FULL 0x40000000 /* [II] Mbox 0 full */ |
| #define | RIO_MBOX0_EMPTY 0x20000000 /* [II] Mbox 0 empty */ |
| #define | RIO_MBOX0_BUSY 0x10000000 /* [II] Mbox 0 busy */ |
| #define | RIO_MBOX0_FAIL 0x08000000 /* [II] Mbox 0 fail */ |
| #define | RIO_MBOX0_ERROR 0x04000000 /* [II] Mbox 0 error */ |
| #define | RIO_MBOX1_AVAIL 0x00800000 /* [II] Mbox 1 avail */ |
| #define | RIO_MBOX1_FULL 0x00200000 /* [II] Mbox 1 full */ |
| #define | RIO_MBOX1_EMPTY 0x00200000 /* [II] Mbox 1 empty */ |
| #define | RIO_MBOX1_BUSY 0x00100000 /* [II] Mbox 1 busy */ |
| #define | RIO_MBOX1_FAIL 0x00080000 /* [II] Mbox 1 fail */ |
| #define | RIO_MBOX1_ERROR 0x00040000 /* [II] Mbox 1 error */ |
| #define | RIO_MBOX2_AVAIL 0x00008000 /* [II] Mbox 2 avail */ |
| #define | RIO_MBOX2_FULL 0x00004000 /* [II] Mbox 2 full */ |
| #define | RIO_MBOX2_EMPTY 0x00002000 /* [II] Mbox 2 empty */ |
| #define | RIO_MBOX2_BUSY 0x00001000 /* [II] Mbox 2 busy */ |
| #define | RIO_MBOX2_FAIL 0x00000800 /* [II] Mbox 2 fail */ |
| #define | RIO_MBOX2_ERROR 0x00000400 /* [II] Mbox 2 error */ |
| #define | RIO_MBOX3_AVAIL 0x00000080 /* [II] Mbox 3 avail */ |
| #define | RIO_MBOX3_FULL 0x00000040 /* [II] Mbox 3 full */ |
| #define | RIO_MBOX3_EMPTY 0x00000020 /* [II] Mbox 3 empty */ |
| #define | RIO_MBOX3_BUSY 0x00000010 /* [II] Mbox 3 busy */ |
| #define | RIO_MBOX3_FAIL 0x00000008 /* [II] Mbox 3 fail */ |
| #define | RIO_MBOX3_ERROR 0x00000004 /* [II] Mbox 3 error */ |
| #define | RIO_WRITE_PORT_CSR 0x44 /* [I, <= 1.2] Write Port CSR */ |
| #define | RIO_DOORBELL_CSR 0x44 /* [II, <= 1.2] Doorbell CSR */ |
| #define | RIO_DOORBELL_AVAIL 0x80000000 /* [II] Doorbell avail */ |
| #define | RIO_DOORBELL_FULL 0x40000000 /* [II] Doorbell full */ |
| #define | RIO_DOORBELL_EMPTY 0x20000000 /* [II] Doorbell empty */ |
| #define | RIO_DOORBELL_BUSY 0x10000000 /* [II] Doorbell busy */ |
| #define | RIO_DOORBELL_FAILED 0x08000000 /* [II] Doorbell failed */ |
| #define | RIO_DOORBELL_ERROR 0x04000000 /* [II] Doorbell error */ |
| #define | RIO_WRITE_PORT_AVAILABLE 0x00000080 /* [I] Write Port Available */ |
| #define | RIO_WRITE_PORT_FULL 0x00000040 /* [I] Write Port Full */ |
| #define | RIO_WRITE_PORT_EMPTY 0x00000020 /* [I] Write Port Empty */ |
| #define | RIO_WRITE_PORT_BUSY 0x00000010 /* [I] Write Port Busy */ |
| #define | RIO_WRITE_PORT_FAILED 0x00000008 /* [I] Write Port Failed */ |
| #define | RIO_WRITE_PORT_ERROR 0x00000004 /* [I] Write Port Error */ |
| #define | RIO_PELL_CTRL_CSR 0x4c /* [I] PE Logical Layer Control CSR */ |
| #define | RIO_PELL_ADDR_66 0x00000004 /* [I] 66-bit addr */ |
| #define | RIO_PELL_ADDR_50 0x00000002 /* [I] 50-bit addr */ |
| #define | RIO_PELL_ADDR_34 0x00000001 /* [I] 34-bit addr */ |
| #define | RIO_LCSH_BA 0x58 /* [I] LCS High Base Address */ |
| #define | RIO_LCSL_BA 0x5c /* [I] LCS Base Address */ |
| #define | RIO_DID_CSR 0x60 /* [III] Base Device ID CSR */ |
| #define | RIO_HOST_DID_LOCK_CSR 0x68 /* [III] Host Base Device ID Lock CSR */ |
| #define | RIO_COMPONENT_TAG_CSR 0x6c /* [III] Component Tag CSR */ |
| #define | RIO_STD_RTE_CONF_DESTID_SEL_CSR 0x70 |
| #define | RIO_STD_RTE_CONF_EXTCFGEN 0x80000000 |
| #define | RIO_STD_RTE_CONF_PORT_SEL_CSR 0x74 |
| #define | RIO_STD_RTE_DEFAULT_PORT 0x78 |
| #define | RIO_EFB_PTR_MASK 0xffff0000 |
| #define | RIO_EFB_ID_MASK 0x0000ffff |
| #define | RIO_GET_BLOCK_PTR(x) ((x & RIO_EFB_PTR_MASK) >> 16) |
| #define | RIO_GET_BLOCK_ID(x) (x & RIO_EFB_ID_MASK) |
| #define | RIO_EFB_PAR_EP_ID 0x0001 /* [IV] LP/LVDS EP Devices */ |
| #define | RIO_EFB_PAR_EP_REC_ID 0x0002 /* [IV] LP/LVDS EP Recovery Devices */ |
| #define | RIO_EFB_PAR_EP_FREE_ID 0x0003 /* [IV] LP/LVDS EP Free Devices */ |
| #define | RIO_EFB_SER_EP_ID_V13P 0x0001 /* [VI] LP/Serial EP Devices, RapidIO Spec ver 1.3 and above */ |
| #define | RIO_EFB_SER_EP_REC_ID_V13P 0x0002 /* [VI] LP/Serial EP Recovery Devices, RapidIO Spec ver 1.3 and above */ |
| #define | RIO_EFB_SER_EP_FREE_ID_V13P 0x0003 /* [VI] LP/Serial EP Free Devices, RapidIO Spec ver 1.3 and above */ |
| #define | RIO_EFB_SER_EP_ID 0x0004 /* [VI] LP/Serial EP Devices */ |
| #define | RIO_EFB_SER_EP_REC_ID 0x0005 /* [VI] LP/Serial EP Recovery Devices */ |
| #define | RIO_EFB_SER_EP_FREE_ID 0x0006 /* [VI] LP/Serial EP Free Devices */ |
| #define | RIO_EFB_SER_EP_FREC_ID 0x0009 /* [VI] LP/Serial EP Free Recovery Devices */ |
| #define | RIO_EFB_ERR_MGMNT 0x0007 /* [VIII] Error Management Extensions */ |
| #define | RIO_PORT_MNT_HEADER 0x0000 |
| #define | RIO_PORT_REQ_CTL_CSR 0x0020 |
| #define | RIO_PORT_RSP_CTL_CSR 0x0024 /* 0x0001/0x0002 */ |
| #define | RIO_PORT_LINKTO_CTL_CSR 0x0020 /* Serial */ |
| #define | RIO_PORT_RSPTO_CTL_CSR 0x0024 /* Serial */ |
| #define | RIO_PORT_GEN_CTL_CSR 0x003c |
| #define | RIO_PORT_GEN_HOST 0x80000000 |
| #define | RIO_PORT_GEN_MASTER 0x40000000 |
| #define | RIO_PORT_GEN_DISCOVERED 0x20000000 |
| #define | RIO_PORT_N_MNT_REQ_CSR(x) (0x0040 + x*0x20) /* 0x0002 */ |
| #define | RIO_MNT_REQ_CMD_RD 0x03 /* Reset-device command */ |
| #define | RIO_MNT_REQ_CMD_IS 0x04 /* Input-status command */ |
| #define | RIO_PORT_N_MNT_RSP_CSR(x) (0x0044 + x*0x20) /* 0x0002 */ |
| #define | RIO_PORT_N_MNT_RSP_RVAL 0x80000000 /* Response Valid */ |
| #define | RIO_PORT_N_MNT_RSP_ASTAT 0x000007e0 /* ackID Status */ |
| #define | RIO_PORT_N_MNT_RSP_LSTAT 0x0000001f /* Link Status */ |
| #define | RIO_PORT_N_ACK_STS_CSR(x) (0x0048 + x*0x20) /* 0x0002 */ |
| #define | RIO_PORT_N_ACK_CLEAR 0x80000000 |
| #define | RIO_PORT_N_ACK_INBOUND 0x3f000000 |
| #define | RIO_PORT_N_ACK_OUTSTAND 0x00003f00 |
| #define | RIO_PORT_N_ACK_OUTBOUND 0x0000003f |
| #define | RIO_PORT_N_ERR_STS_CSR(x) (0x0058 + x*0x20) |
| #define | RIO_PORT_N_ERR_STS_PW_OUT_ES 0x00010000 /* Output Error-stopped */ |
| #define | RIO_PORT_N_ERR_STS_PW_INP_ES 0x00000100 /* Input Error-stopped */ |
| #define | RIO_PORT_N_ERR_STS_PW_PEND 0x00000010 /* Port-Write Pending */ |
| #define | RIO_PORT_N_ERR_STS_PORT_ERR 0x00000004 |
| #define | RIO_PORT_N_ERR_STS_PORT_OK 0x00000002 |
| #define | RIO_PORT_N_ERR_STS_PORT_UNINIT 0x00000001 |
| #define | RIO_PORT_N_CTL_CSR(x) (0x005c + x*0x20) |
| #define | RIO_PORT_N_CTL_PWIDTH 0xc0000000 |
| #define | RIO_PORT_N_CTL_PWIDTH_1 0x00000000 |
| #define | RIO_PORT_N_CTL_PWIDTH_4 0x40000000 |
| #define | RIO_PORT_N_CTL_P_TYP_SER 0x00000001 |
| #define | RIO_PORT_N_CTL_LOCKOUT 0x00000002 |
| #define | RIO_PORT_N_CTL_EN_RX_SER 0x00200000 |
| #define | RIO_PORT_N_CTL_EN_TX_SER 0x00400000 |
| #define | RIO_PORT_N_CTL_EN_RX_PAR 0x08000000 |
| #define | RIO_PORT_N_CTL_EN_TX_PAR 0x40000000 |
| #define | RIO_EM_EFB_HEADER 0x000 /* Error Management Extensions Block Header */ |
| #define | RIO_EM_LTL_ERR_DETECT 0x008 /* Logical/Transport Layer Error Detect CSR */ |
| #define | RIO_EM_LTL_ERR_EN 0x00c /* Logical/Transport Layer Error Enable CSR */ |
| #define | REM_LTL_ERR_ILLTRAN 0x08000000 /* Illegal Transaction decode */ |
| #define | REM_LTL_ERR_UNSOLR 0x00800000 /* Unsolicited Response */ |
| #define | REM_LTL_ERR_UNSUPTR 0x00400000 /* Unsupported Transaction */ |
| #define | REM_LTL_ERR_IMPSPEC 0x000000ff /* Implementation Specific */ |
| #define | RIO_EM_LTL_HIADDR_CAP 0x010 /* Logical/Transport Layer High Address Capture CSR */ |
| #define | RIO_EM_LTL_ADDR_CAP 0x014 /* Logical/Transport Layer Address Capture CSR */ |
| #define | RIO_EM_LTL_DEVID_CAP 0x018 /* Logical/Transport Layer Device ID Capture CSR */ |
| #define | RIO_EM_LTL_CTRL_CAP 0x01c /* Logical/Transport Layer Control Capture CSR */ |
| #define | RIO_EM_PW_TGT_DEVID 0x028 /* Port-write Target deviceID CSR */ |
| #define | RIO_EM_PKT_TTL 0x02c /* Packet Time-to-live CSR */ |
| #define | RIO_EM_PN_ERR_DETECT(x) (0x040 + x*0x40) /* Port N Error Detect CSR */ |
| #define | REM_PED_IMPL_SPEC 0x80000000 |
| #define | REM_PED_LINK_TO 0x00000001 |
| #define | RIO_EM_PN_ERRRATE_EN(x) (0x044 + x*0x40) /* Port N Error Rate Enable CSR */ |
| #define | RIO_EM_PN_ATTRIB_CAP(x) (0x048 + x*0x40) /* Port N Attributes Capture CSR */ |
| #define | RIO_EM_PN_PKT_CAP_0(x) (0x04c + x*0x40) /* Port N Packet/Control Symbol Capture 0 CSR */ |
| #define | RIO_EM_PN_PKT_CAP_1(x) (0x050 + x*0x40) /* Port N Packet Capture 1 CSR */ |
| #define | RIO_EM_PN_PKT_CAP_2(x) (0x054 + x*0x40) /* Port N Packet Capture 2 CSR */ |
| #define | RIO_EM_PN_PKT_CAP_3(x) (0x058 + x*0x40) /* Port N Packet Capture 3 CSR */ |
| #define | RIO_EM_PN_ERRRATE(x) (0x068 + x*0x40) /* Port N Error Rate CSR */ |
| #define | RIO_EM_PN_ERRRATE_TR(x) (0x06c + x*0x40) /* Port N Error Rate Threshold CSR */ |
| #define REM_LTL_ERR_ILLTRAN 0x08000000 /* Illegal Transaction decode */ |
Definition at line 270 of file rio_regs.h.
| #define REM_LTL_ERR_IMPSPEC 0x000000ff /* Implementation Specific */ |
Definition at line 273 of file rio_regs.h.
| #define REM_LTL_ERR_UNSOLR 0x00800000 /* Unsolicited Response */ |
Definition at line 271 of file rio_regs.h.
| #define REM_LTL_ERR_UNSUPTR 0x00400000 /* Unsupported Transaction */ |
Definition at line 272 of file rio_regs.h.
| #define REM_PED_IMPL_SPEC 0x80000000 |
Definition at line 284 of file rio_regs.h.
| #define REM_PED_LINK_TO 0x00000001 |
Definition at line 285 of file rio_regs.h.
| #define RIO_ASM_ID_CAR 0x08 /* [I] Assembly Identity CAR */ |
Definition at line 25 of file rio_regs.h.
| #define RIO_ASM_ID_MASK 0xffff0000 /* [I] Asm ID Mask */ |
Definition at line 26 of file rio_regs.h.
| #define RIO_ASM_INFO_CAR 0x0c /* [I] Assembly Information CAR */ |
Definition at line 29 of file rio_regs.h.
| #define RIO_ASM_REV_MASK 0xffff0000 /* [I] Asm Rev Mask */ |
Definition at line 30 of file rio_regs.h.
| #define RIO_ASM_VEN_ID_MASK 0x0000ffff /* [I] Asm Vend Mask */ |
Definition at line 27 of file rio_regs.h.
| #define RIO_COMPONENT_TAG_CSR 0x6c /* [III] Component Tag CSR */ |
Definition at line 163 of file rio_regs.h.
| #define RIO_DEV_ID_CAR 0x00 /* [I] Device Identity CAR */ |
Definition at line 23 of file rio_regs.h.
| #define RIO_DEV_INFO_CAR 0x04 /* [I] Device Information CAR */ |
Definition at line 24 of file rio_regs.h.
| #define RIO_DID_CSR 0x60 /* [III] Base Device ID CSR */ |
Definition at line 158 of file rio_regs.h.
| #define RIO_DOORBELL_AVAIL 0x80000000 /* [II] Doorbell avail */ |
Definition at line 133 of file rio_regs.h.
| #define RIO_DOORBELL_BUSY 0x10000000 /* [II] Doorbell busy */ |
Definition at line 136 of file rio_regs.h.
| #define RIO_DOORBELL_CSR 0x44 /* [II, <= 1.2] Doorbell CSR */ |
Definition at line 132 of file rio_regs.h.
| #define RIO_DOORBELL_EMPTY 0x20000000 /* [II] Doorbell empty */ |
Definition at line 135 of file rio_regs.h.
| #define RIO_DOORBELL_ERROR 0x04000000 /* [II] Doorbell error */ |
Definition at line 138 of file rio_regs.h.
| #define RIO_DOORBELL_FAILED 0x08000000 /* [II] Doorbell failed */ |
Definition at line 137 of file rio_regs.h.
| #define RIO_DOORBELL_FULL 0x40000000 /* [II] Doorbell full */ |
Definition at line 134 of file rio_regs.h.
| #define RIO_DST_OPS_ATOMIC_CLR 0x00000010 /* [I] Atomic clr op */ |
Definition at line 84 of file rio_regs.h.
| #define RIO_DST_OPS_ATOMIC_DEC 0x00000040 /* [I] Atomic dec op */ |
Definition at line 82 of file rio_regs.h.
| #define RIO_DST_OPS_ATOMIC_INC 0x00000080 /* [I] Atomic inc op */ |
Definition at line 81 of file rio_regs.h.
| #define RIO_DST_OPS_ATOMIC_SET 0x00000020 /* [I] Atomic set op */ |
Definition at line 83 of file rio_regs.h.
| #define RIO_DST_OPS_ATOMIC_TST_SWP 0x00000100 /* [I] Atomic TAS op */ |
Definition at line 80 of file rio_regs.h.
| #define RIO_DST_OPS_CAR 0x1c /* Destination Operations CAR */ |
Definition at line 73 of file rio_regs.h.
| #define RIO_DST_OPS_DATA_MSG 0x00000800 /* [II] Data msg op */ |
Definition at line 78 of file rio_regs.h.
| #define RIO_DST_OPS_DOORBELL 0x00000400 /* [II] Doorbell op */ |
Definition at line 79 of file rio_regs.h.
| #define RIO_DST_OPS_PORT_WRITE 0x00000004 /* [I] Port-write op */ |
Definition at line 85 of file rio_regs.h.
| #define RIO_DST_OPS_READ 0x00008000 /* [I] Read op */ |
Definition at line 74 of file rio_regs.h.
| #define RIO_DST_OPS_STREAM_WRITE 0x00002000 /* [I] Str-write op */ |
Definition at line 76 of file rio_regs.h.
| #define RIO_DST_OPS_WRITE 0x00004000 /* [I] Write op */ |
Definition at line 75 of file rio_regs.h.
| #define RIO_DST_OPS_WRITE_RESPONSE 0x00001000 /* [I] Write/resp op */ |
Definition at line 77 of file rio_regs.h.
| #define RIO_EFB_ERR_MGMNT 0x0007 /* [VIII] Error Management Extensions */ |
Definition at line 207 of file rio_regs.h.
| #define RIO_EFB_ID_MASK 0x0000ffff |
Definition at line 192 of file rio_regs.h.
| #define RIO_EFB_PAR_EP_FREE_ID 0x0003 /* [IV] LP/LVDS EP Free Devices */ |
Definition at line 199 of file rio_regs.h.
| #define RIO_EFB_PAR_EP_ID 0x0001 /* [IV] LP/LVDS EP Devices */ |
Definition at line 197 of file rio_regs.h.
| #define RIO_EFB_PAR_EP_REC_ID 0x0002 /* [IV] LP/LVDS EP Recovery Devices */ |
Definition at line 198 of file rio_regs.h.
| #define RIO_EFB_PTR_MASK 0xffff0000 |
Definition at line 191 of file rio_regs.h.
| #define RIO_EFB_SER_EP_FREC_ID 0x0009 /* [VI] LP/Serial EP Free Recovery Devices */ |
Definition at line 206 of file rio_regs.h.
| #define RIO_EFB_SER_EP_FREE_ID 0x0006 /* [VI] LP/Serial EP Free Devices */ |
Definition at line 205 of file rio_regs.h.
| #define RIO_EFB_SER_EP_FREE_ID_V13P 0x0003 /* [VI] LP/Serial EP Free Devices, RapidIO Spec ver 1.3 and above */ |
Definition at line 202 of file rio_regs.h.
| #define RIO_EFB_SER_EP_ID 0x0004 /* [VI] LP/Serial EP Devices */ |
Definition at line 203 of file rio_regs.h.
| #define RIO_EFB_SER_EP_ID_V13P 0x0001 /* [VI] LP/Serial EP Devices, RapidIO Spec ver 1.3 and above */ |
Definition at line 200 of file rio_regs.h.
| #define RIO_EFB_SER_EP_REC_ID 0x0005 /* [VI] LP/Serial EP Recovery Devices */ |
Definition at line 204 of file rio_regs.h.
| #define RIO_EFB_SER_EP_REC_ID_V13P 0x0002 /* [VI] LP/Serial EP Recovery Devices, RapidIO Spec ver 1.3 and above */ |
Definition at line 201 of file rio_regs.h.
| #define RIO_EM_EFB_HEADER 0x000 /* Error Management Extensions Block Header */ |
Definition at line 267 of file rio_regs.h.
| #define RIO_EM_LTL_ADDR_CAP 0x014 /* Logical/Transport Layer Address Capture CSR */ |
Definition at line 275 of file rio_regs.h.
| #define RIO_EM_LTL_CTRL_CAP 0x01c /* Logical/Transport Layer Control Capture CSR */ |
Definition at line 277 of file rio_regs.h.
| #define RIO_EM_LTL_DEVID_CAP 0x018 /* Logical/Transport Layer Device ID Capture CSR */ |
Definition at line 276 of file rio_regs.h.
| #define RIO_EM_LTL_ERR_DETECT 0x008 /* Logical/Transport Layer Error Detect CSR */ |
Definition at line 268 of file rio_regs.h.
| #define RIO_EM_LTL_ERR_EN 0x00c /* Logical/Transport Layer Error Enable CSR */ |
Definition at line 269 of file rio_regs.h.
| #define RIO_EM_LTL_HIADDR_CAP 0x010 /* Logical/Transport Layer High Address Capture CSR */ |
Definition at line 274 of file rio_regs.h.
| #define RIO_EM_PKT_TTL 0x02c /* Packet Time-to-live CSR */ |
Definition at line 279 of file rio_regs.h.
| #define RIO_EM_PN_ATTRIB_CAP | ( | x | ) | (0x048 + x*0x40) /* Port N Attributes Capture CSR */ |
Definition at line 287 of file rio_regs.h.
| #define RIO_EM_PN_ERR_DETECT | ( | x | ) | (0x040 + x*0x40) /* Port N Error Detect CSR */ |
Definition at line 283 of file rio_regs.h.
| #define RIO_EM_PN_ERRRATE | ( | x | ) | (0x068 + x*0x40) /* Port N Error Rate CSR */ |
Definition at line 292 of file rio_regs.h.
| #define RIO_EM_PN_ERRRATE_EN | ( | x | ) | (0x044 + x*0x40) /* Port N Error Rate Enable CSR */ |
Definition at line 286 of file rio_regs.h.
| #define RIO_EM_PN_ERRRATE_TR | ( | x | ) | (0x06c + x*0x40) /* Port N Error Rate Threshold CSR */ |
Definition at line 293 of file rio_regs.h.
| #define RIO_EM_PN_PKT_CAP_0 | ( | x | ) | (0x04c + x*0x40) /* Port N Packet/Control Symbol Capture 0 CSR */ |
Definition at line 288 of file rio_regs.h.
| #define RIO_EM_PN_PKT_CAP_1 | ( | x | ) | (0x050 + x*0x40) /* Port N Packet Capture 1 CSR */ |
Definition at line 289 of file rio_regs.h.
| #define RIO_EM_PN_PKT_CAP_2 | ( | x | ) | (0x054 + x*0x40) /* Port N Packet Capture 2 CSR */ |
Definition at line 290 of file rio_regs.h.
| #define RIO_EM_PN_PKT_CAP_3 | ( | x | ) | (0x058 + x*0x40) /* Port N Packet Capture 3 CSR */ |
Definition at line 291 of file rio_regs.h.
| #define RIO_EM_PW_TGT_DEVID 0x028 /* Port-write Target deviceID CSR */ |
Definition at line 278 of file rio_regs.h.
| #define RIO_EXT_FTR_PTR_MASK 0x0000ffff /* [I] EF_PTR Mask */ |
Definition at line 31 of file rio_regs.h.
| #define RIO_GET_BLOCK_ID | ( | x | ) | (x & RIO_EFB_ID_MASK) |
Definition at line 194 of file rio_regs.h.
| #define RIO_GET_BLOCK_PTR | ( | x | ) | ((x & RIO_EFB_PTR_MASK) >> 16) |
Definition at line 193 of file rio_regs.h.
| #define RIO_GET_PORT_NUM | ( | x | ) | (x & RIO_SWP_INFO_PORT_NUM_MASK) |
Definition at line 57 of file rio_regs.h.
| #define RIO_GET_TOTAL_PORTS | ( | x | ) | ((x & RIO_SWP_INFO_PORT_TOTAL_MASK) >> 8) |
Definition at line 56 of file rio_regs.h.
| #define RIO_HOST_DID_LOCK_CSR 0x68 /* [III] Host Base Device ID Lock CSR */ |
Definition at line 162 of file rio_regs.h.
| #define RIO_LCSH_BA 0x58 /* [I] LCS High Base Address */ |
Definition at line 155 of file rio_regs.h.
| #define RIO_LCSL_BA 0x5c /* [I] LCS Base Address */ |
Definition at line 156 of file rio_regs.h.
| #define RIO_MAINT_SPACE_SZ 0x1000000 /* 16MB of RapidIO mainenance space */ |
Definition at line 21 of file rio_regs.h.
| #define RIO_MBOX0_AVAIL 0x80000000 /* [II] Mbox 0 avail */ |
Definition at line 106 of file rio_regs.h.
| #define RIO_MBOX0_BUSY 0x10000000 /* [II] Mbox 0 busy */ |
Definition at line 109 of file rio_regs.h.
| #define RIO_MBOX0_EMPTY 0x20000000 /* [II] Mbox 0 empty */ |
Definition at line 108 of file rio_regs.h.
| #define RIO_MBOX0_ERROR 0x04000000 /* [II] Mbox 0 error */ |
Definition at line 111 of file rio_regs.h.
| #define RIO_MBOX0_FAIL 0x08000000 /* [II] Mbox 0 fail */ |
Definition at line 110 of file rio_regs.h.
| #define RIO_MBOX0_FULL 0x40000000 /* [II] Mbox 0 full */ |
Definition at line 107 of file rio_regs.h.
| #define RIO_MBOX1_AVAIL 0x00800000 /* [II] Mbox 1 avail */ |
Definition at line 112 of file rio_regs.h.
| #define RIO_MBOX1_BUSY 0x00100000 /* [II] Mbox 1 busy */ |
Definition at line 115 of file rio_regs.h.
| #define RIO_MBOX1_EMPTY 0x00200000 /* [II] Mbox 1 empty */ |
Definition at line 114 of file rio_regs.h.
| #define RIO_MBOX1_ERROR 0x00040000 /* [II] Mbox 1 error */ |
Definition at line 117 of file rio_regs.h.
| #define RIO_MBOX1_FAIL 0x00080000 /* [II] Mbox 1 fail */ |
Definition at line 116 of file rio_regs.h.
| #define RIO_MBOX1_FULL 0x00200000 /* [II] Mbox 1 full */ |
Definition at line 113 of file rio_regs.h.
| #define RIO_MBOX2_AVAIL 0x00008000 /* [II] Mbox 2 avail */ |
Definition at line 118 of file rio_regs.h.
| #define RIO_MBOX2_BUSY 0x00001000 /* [II] Mbox 2 busy */ |
Definition at line 121 of file rio_regs.h.
| #define RIO_MBOX2_EMPTY 0x00002000 /* [II] Mbox 2 empty */ |
Definition at line 120 of file rio_regs.h.
| #define RIO_MBOX2_ERROR 0x00000400 /* [II] Mbox 2 error */ |
Definition at line 123 of file rio_regs.h.
| #define RIO_MBOX2_FAIL 0x00000800 /* [II] Mbox 2 fail */ |
Definition at line 122 of file rio_regs.h.
| #define RIO_MBOX2_FULL 0x00004000 /* [II] Mbox 2 full */ |
Definition at line 119 of file rio_regs.h.
| #define RIO_MBOX3_AVAIL 0x00000080 /* [II] Mbox 3 avail */ |
Definition at line 124 of file rio_regs.h.
| #define RIO_MBOX3_BUSY 0x00000010 /* [II] Mbox 3 busy */ |
Definition at line 127 of file rio_regs.h.
| #define RIO_MBOX3_EMPTY 0x00000020 /* [II] Mbox 3 empty */ |
Definition at line 126 of file rio_regs.h.
| #define RIO_MBOX3_ERROR 0x00000004 /* [II] Mbox 3 error */ |
Definition at line 129 of file rio_regs.h.
| #define RIO_MBOX3_FAIL 0x00000008 /* [II] Mbox 3 fail */ |
Definition at line 128 of file rio_regs.h.
| #define RIO_MBOX3_FULL 0x00000040 /* [II] Mbox 3 full */ |
Definition at line 125 of file rio_regs.h.
| #define RIO_MBOX_CSR 0x40 /* [II, <= 1.2] Mailbox CSR */ |
Definition at line 105 of file rio_regs.h.
| #define RIO_MNT_REQ_CMD_IS 0x04 /* Input-status command */ |
Definition at line 231 of file rio_regs.h.
| #define RIO_MNT_REQ_CMD_RD 0x03 /* Reset-device command */ |
Definition at line 230 of file rio_regs.h.
| #define RIO_OPS_ATOMIC_CLR 0x00000010 /* [I] Atomic clr op */ |
Definition at line 97 of file rio_regs.h.
| #define RIO_OPS_ATOMIC_DEC 0x00000040 /* [I] Atomic dec op */ |
Definition at line 95 of file rio_regs.h.
| #define RIO_OPS_ATOMIC_INC 0x00000080 /* [I] Atomic inc op */ |
Definition at line 94 of file rio_regs.h.
| #define RIO_OPS_ATOMIC_SET 0x00000020 /* [I] Atomic set op */ |
Definition at line 96 of file rio_regs.h.
| #define RIO_OPS_ATOMIC_TST_SWP 0x00000100 /* [I] Atomic TAS op */ |
Definition at line 93 of file rio_regs.h.
| #define RIO_OPS_DATA_MSG 0x00000800 /* [II] Data msg op */ |
Definition at line 91 of file rio_regs.h.
| #define RIO_OPS_DOORBELL 0x00000400 /* [II] Doorbell op */ |
Definition at line 92 of file rio_regs.h.
| #define RIO_OPS_PORT_WRITE 0x00000004 /* [I] Port-write op */ |
Definition at line 98 of file rio_regs.h.
| #define RIO_OPS_READ 0x00008000 /* [I] Read op */ |
Definition at line 87 of file rio_regs.h.
| #define RIO_OPS_STREAM_WRITE 0x00002000 /* [I] Str-write op */ |
Definition at line 89 of file rio_regs.h.
| #define RIO_OPS_WRITE 0x00004000 /* [I] Write op */ |
Definition at line 88 of file rio_regs.h.
| #define RIO_OPS_WRITE_RESPONSE 0x00001000 /* [I] Write/resp op */ |
Definition at line 90 of file rio_regs.h.
| #define RIO_PEF_ADDR_34 0x00000001 /* [I] 34 bits */ |
Definition at line 51 of file rio_regs.h.
| #define RIO_PEF_ADDR_50 0x00000002 /* [I] 50 bits */ |
Definition at line 50 of file rio_regs.h.
| #define RIO_PEF_ADDR_66 0x00000004 /* [I] 66 bits */ |
Definition at line 49 of file rio_regs.h.
| #define RIO_PEF_BRIDGE 0x80000000 /* [I] Bridge */ |
Definition at line 34 of file rio_regs.h.
| #define RIO_PEF_CAR 0x10 /* [I] Processing Element Features CAR */ |
Definition at line 33 of file rio_regs.h.
| #define RIO_PEF_CTLS 0x00000010 /* [III] CTLS */ |
Definition at line 47 of file rio_regs.h.
| #define RIO_PEF_EXT_FEATURES 0x00000008 /* [I] EFT_PTR valid */ |
Definition at line 48 of file rio_regs.h.
| #define RIO_PEF_EXT_RT 0x00000200 /* [III, 1.3] Extended route table support */ |
Definition at line 45 of file rio_regs.h.
| #define RIO_PEF_INB_DOORBELL 0x00080000 /* [II, <= 1.2] Doorbells */ |
Definition at line 44 of file rio_regs.h.
| #define RIO_PEF_INB_MBOX 0x00f00000 /* [II, <= 1.2] Mailboxes */ |
Definition at line 39 of file rio_regs.h.
| #define RIO_PEF_INB_MBOX0 0x00800000 /* [II, <= 1.2] Mailbox 0 */ |
Definition at line 40 of file rio_regs.h.
| #define RIO_PEF_INB_MBOX1 0x00400000 /* [II, <= 1.2] Mailbox 1 */ |
Definition at line 41 of file rio_regs.h.
| #define RIO_PEF_INB_MBOX2 0x00200000 /* [II, <= 1.2] Mailbox 2 */ |
Definition at line 42 of file rio_regs.h.
| #define RIO_PEF_INB_MBOX3 0x00100000 /* [II, <= 1.2] Mailbox 3 */ |
Definition at line 43 of file rio_regs.h.
| #define RIO_PEF_MEMORY 0x40000000 /* [I] MMIO */ |
Definition at line 35 of file rio_regs.h.
| #define RIO_PEF_MULTIPORT 0x08000000 /* [VI, 2.1] Multiport */ |
Definition at line 38 of file rio_regs.h.
| #define RIO_PEF_PROCESSOR 0x20000000 /* [I] Processor */ |
Definition at line 36 of file rio_regs.h.
| #define RIO_PEF_STD_RT 0x00000100 /* [III, 1.3] Standard route table support */ |
Definition at line 46 of file rio_regs.h.
| #define RIO_PEF_SWITCH 0x10000000 /* [I] Switch */ |
Definition at line 37 of file rio_regs.h.
| #define RIO_PELL_ADDR_34 0x00000001 /* [I] 34-bit addr */ |
Definition at line 151 of file rio_regs.h.
| #define RIO_PELL_ADDR_50 0x00000002 /* [I] 50-bit addr */ |
Definition at line 150 of file rio_regs.h.
| #define RIO_PELL_ADDR_66 0x00000004 /* [I] 66-bit addr */ |
Definition at line 149 of file rio_regs.h.
| #define RIO_PELL_CTRL_CSR 0x4c /* [I] PE Logical Layer Control CSR */ |
Definition at line 148 of file rio_regs.h.
| #define RIO_PORT_GEN_CTL_CSR 0x003c |
Definition at line 225 of file rio_regs.h.
| #define RIO_PORT_GEN_DISCOVERED 0x20000000 |
Definition at line 228 of file rio_regs.h.
| #define RIO_PORT_GEN_HOST 0x80000000 |
Definition at line 226 of file rio_regs.h.
| #define RIO_PORT_GEN_MASTER 0x40000000 |
Definition at line 227 of file rio_regs.h.
| #define RIO_PORT_LINKTO_CTL_CSR 0x0020 /* Serial */ |
Definition at line 223 of file rio_regs.h.
| #define RIO_PORT_MNT_HEADER 0x0000 |
Definition at line 220 of file rio_regs.h.
| #define RIO_PORT_N_ACK_CLEAR 0x80000000 |
Definition at line 237 of file rio_regs.h.
| #define RIO_PORT_N_ACK_INBOUND 0x3f000000 |
Definition at line 238 of file rio_regs.h.
| #define RIO_PORT_N_ACK_OUTBOUND 0x0000003f |
Definition at line 240 of file rio_regs.h.
| #define RIO_PORT_N_ACK_OUTSTAND 0x00003f00 |
Definition at line 239 of file rio_regs.h.
| #define RIO_PORT_N_ACK_STS_CSR | ( | x | ) | (0x0048 + x*0x20) /* 0x0002 */ |
Definition at line 236 of file rio_regs.h.
| #define RIO_PORT_N_CTL_CSR | ( | x | ) | (0x005c + x*0x20) |
Definition at line 248 of file rio_regs.h.
| #define RIO_PORT_N_CTL_EN_RX_PAR 0x08000000 |
Definition at line 256 of file rio_regs.h.
| #define RIO_PORT_N_CTL_EN_RX_SER 0x00200000 |
Definition at line 254 of file rio_regs.h.
| #define RIO_PORT_N_CTL_EN_TX_PAR 0x40000000 |
Definition at line 257 of file rio_regs.h.
| #define RIO_PORT_N_CTL_EN_TX_SER 0x00400000 |
Definition at line 255 of file rio_regs.h.
| #define RIO_PORT_N_CTL_LOCKOUT 0x00000002 |
Definition at line 253 of file rio_regs.h.
| #define RIO_PORT_N_CTL_P_TYP_SER 0x00000001 |
Definition at line 252 of file rio_regs.h.
| #define RIO_PORT_N_CTL_PWIDTH 0xc0000000 |
Definition at line 249 of file rio_regs.h.
| #define RIO_PORT_N_CTL_PWIDTH_1 0x00000000 |
Definition at line 250 of file rio_regs.h.
| #define RIO_PORT_N_CTL_PWIDTH_4 0x40000000 |
Definition at line 251 of file rio_regs.h.
| #define RIO_PORT_N_ERR_STS_CSR | ( | x | ) | (0x0058 + x*0x20) |
Definition at line 241 of file rio_regs.h.
| #define RIO_PORT_N_ERR_STS_PORT_ERR 0x00000004 |
Definition at line 245 of file rio_regs.h.
| #define RIO_PORT_N_ERR_STS_PORT_OK 0x00000002 |
Definition at line 246 of file rio_regs.h.
| #define RIO_PORT_N_ERR_STS_PORT_UNINIT 0x00000001 |
Definition at line 247 of file rio_regs.h.
| #define RIO_PORT_N_ERR_STS_PW_INP_ES 0x00000100 /* Input Error-stopped */ |
Definition at line 243 of file rio_regs.h.
| #define RIO_PORT_N_ERR_STS_PW_OUT_ES 0x00010000 /* Output Error-stopped */ |
Definition at line 242 of file rio_regs.h.
| #define RIO_PORT_N_ERR_STS_PW_PEND 0x00000010 /* Port-Write Pending */ |
Definition at line 244 of file rio_regs.h.
| #define RIO_PORT_N_MNT_REQ_CSR | ( | x | ) | (0x0040 + x*0x20) /* 0x0002 */ |
Definition at line 229 of file rio_regs.h.
| #define RIO_PORT_N_MNT_RSP_ASTAT 0x000007e0 /* ackID Status */ |
Definition at line 234 of file rio_regs.h.
| #define RIO_PORT_N_MNT_RSP_CSR | ( | x | ) | (0x0044 + x*0x20) /* 0x0002 */ |
Definition at line 232 of file rio_regs.h.
| #define RIO_PORT_N_MNT_RSP_LSTAT 0x0000001f /* Link Status */ |
Definition at line 235 of file rio_regs.h.
| #define RIO_PORT_N_MNT_RSP_RVAL 0x80000000 /* Response Valid */ |
Definition at line 233 of file rio_regs.h.
| #define RIO_PORT_REQ_CTL_CSR 0x0020 |
Definition at line 221 of file rio_regs.h.
| #define RIO_PORT_RSP_CTL_CSR 0x0024 /* 0x0001/0x0002 */ |
Definition at line 222 of file rio_regs.h.
| #define RIO_PORT_RSPTO_CTL_CSR 0x0024 /* Serial */ |
Definition at line 224 of file rio_regs.h.
| #define RIO_RT_MAX_DESTID 0x0000ffff |
Definition at line 103 of file rio_regs.h.
| #define RIO_SRC_OPS_ATOMIC_CLR 0x00000010 /* [I] Atomic clr op */ |
Definition at line 70 of file rio_regs.h.
| #define RIO_SRC_OPS_ATOMIC_DEC 0x00000040 /* [I] Atomic dec op */ |
Definition at line 68 of file rio_regs.h.
| #define RIO_SRC_OPS_ATOMIC_INC 0x00000080 /* [I] Atomic inc op */ |
Definition at line 67 of file rio_regs.h.
| #define RIO_SRC_OPS_ATOMIC_SET 0x00000020 /* [I] Atomic set op */ |
Definition at line 69 of file rio_regs.h.
| #define RIO_SRC_OPS_ATOMIC_TST_SWP 0x00000100 /* [I] Atomic TAS op */ |
Definition at line 66 of file rio_regs.h.
| #define RIO_SRC_OPS_CAR 0x18 /* [I] Source Operations CAR */ |
Definition at line 59 of file rio_regs.h.
| #define RIO_SRC_OPS_DATA_MSG 0x00000800 /* [II] Data msg op */ |
Definition at line 64 of file rio_regs.h.
| #define RIO_SRC_OPS_DOORBELL 0x00000400 /* [II] Doorbell op */ |
Definition at line 65 of file rio_regs.h.
| #define RIO_SRC_OPS_PORT_WRITE 0x00000004 /* [I] Port-write op */ |
Definition at line 71 of file rio_regs.h.
| #define RIO_SRC_OPS_READ 0x00008000 /* [I] Read op */ |
Definition at line 60 of file rio_regs.h.
| #define RIO_SRC_OPS_STREAM_WRITE 0x00002000 /* [I] Str-write op */ |
Definition at line 62 of file rio_regs.h.
| #define RIO_SRC_OPS_WRITE 0x00004000 /* [I] Write op */ |
Definition at line 61 of file rio_regs.h.
| #define RIO_SRC_OPS_WRITE_RESPONSE 0x00001000 /* [I] Write/resp op */ |
Definition at line 63 of file rio_regs.h.
| #define RIO_STD_RTE_CONF_DESTID_SEL_CSR 0x70 |
Definition at line 165 of file rio_regs.h.
| #define RIO_STD_RTE_CONF_EXTCFGEN 0x80000000 |
Definition at line 166 of file rio_regs.h.
| #define RIO_STD_RTE_CONF_PORT_SEL_CSR 0x74 |
Definition at line 167 of file rio_regs.h.
| #define RIO_STD_RTE_DEFAULT_PORT 0x78 |
Definition at line 168 of file rio_regs.h.
| #define RIO_SWITCH_RT_LIMIT 0x34 /* [III, 1.3] Switch Route Table Destination ID Limit CAR */ |
Definition at line 102 of file rio_regs.h.
| #define RIO_SWP_INFO_CAR 0x14 /* [I] Switch Port Information CAR */ |
Definition at line 53 of file rio_regs.h.
| #define RIO_SWP_INFO_PORT_NUM_MASK 0x000000ff /* [I] Maintenance transaction port number */ |
Definition at line 55 of file rio_regs.h.
| #define RIO_SWP_INFO_PORT_TOTAL_MASK 0x0000ff00 /* [I] Total number of ports */ |
Definition at line 54 of file rio_regs.h.
| #define RIO_WRITE_PORT_AVAILABLE 0x00000080 /* [I] Write Port Available */ |
Definition at line 139 of file rio_regs.h.
| #define RIO_WRITE_PORT_BUSY 0x00000010 /* [I] Write Port Busy */ |
Definition at line 142 of file rio_regs.h.
| #define RIO_WRITE_PORT_CSR 0x44 /* [I, <= 1.2] Write Port CSR */ |
Definition at line 131 of file rio_regs.h.
| #define RIO_WRITE_PORT_EMPTY 0x00000020 /* [I] Write Port Empty */ |
Definition at line 141 of file rio_regs.h.
| #define RIO_WRITE_PORT_ERROR 0x00000004 /* [I] Write Port Error */ |
Definition at line 144 of file rio_regs.h.
| #define RIO_WRITE_PORT_FAILED 0x00000008 /* [I] Write Port Failed */ |
Definition at line 143 of file rio_regs.h.
| #define RIO_WRITE_PORT_FULL 0x00000040 /* [I] Write Port Full */ |
Definition at line 140 of file rio_regs.h.
1.8.2