Go to the source code of this file.
#define SAA7111_FMT_CCIR 0x80 |
#define SAA7111_FMT_RGB 0x40 |
#define SAA7111_FMT_YUV411 0xc0 |
#define SAA7111_FMT_YUV422 0x00 |
#define SAA7111_VBI_BYPASS 2 |
#define SAA7115_COMPOSITE0 0 |
#define SAA7115_COMPOSITE1 1 |
#define SAA7115_COMPOSITE2 2 |
#define SAA7115_COMPOSITE3 3 |
#define SAA7115_FREQ_24_576_MHZ 24576000 /* 24.576 MHz crystal */ |
#define SAA7115_FREQ_32_11_MHZ 32110000 /* 32.11 MHz crystal, SAA7114/5 only */ |
#define SAA7115_FREQ_FL_APLL (1 << 2) /* SA 3A[3], APLL, SAA7114/5 only */ |
#define SAA7115_FREQ_FL_CGCDIV (1 << 1) /* SA 3A[6], CGCDIV, SAA7115 only */ |
#define SAA7115_FREQ_FL_UCGC (1 << 0) /* SA 3A[7], UCGC, SAA7115 only */ |
#define SAA7115_IPORT_OFF 0 |
#define SAA7115_IPORT_ON 1 |
#define SAA7115_SVIDEO0 6 |
#define SAA7115_SVIDEO1 7 |
#define SAA7115_SVIDEO2 8 |
#define SAA7115_SVIDEO3 9 |