Go to the source code of this file.
|
#define | MAX_TRANS (0x0fff) |
|
#define | MST_8259 (0x20) |
|
#define | SLV_8259 (0xA0) |
|
#define | TPS (18) /* ticks per second */ |
|
#define | TN (4) /* number of supported timer = TN+1 */ |
|
#define | SNPPND_TIME (5) /* buffer memory access over mem. data reg. */ |
|
#define | MAC_AD 0x405a0000 |
|
#define | MODR1 FM_A(FM_MDREG1) /* mode register 1 */ |
|
#define | MODR2 FM_A(FM_MDREG2) /* mode register 2 */ |
|
#define | CMDR1 FM_A(FM_CMDREG1) /* command register 1 */ |
|
#define | CMDR2 FM_A(FM_CMDREG2) /* command register 2 */ |
|
#define | CLEAR(io, mask) outpw((io),inpw(io)&(~(mask))) |
|
#define | SET(io, mask) outpw((io),inpw(io)|(mask)) |
|
#define | GET(io, mask) (inpw(io)&(mask)) |
|
#define | SETMASK(io, val, mask) outpw((io),(inpw(io) & ~(mask)) | (val)) |
|
#define | PLC(np, reg) (((np) == PA) ? P2_A(reg) : P1_A(reg)) |
|
#define | MARW(ma) outpw(FM_A(FM_MARW),(unsigned int)(ma)) |
|
#define | MARR(ma) outpw(FM_A(FM_MARR),(unsigned int)(ma)) |
|
#define | MDRW(dd) |
|
#define | MDRR() (((long)inpw(FM_A(FM_MDRU))<<16) + inpw(FM_A(FM_MDRL))) |
|
#define | GET_ST1() (((long)inpw(FM_A(FM_ST1U))<<16) + inpw(FM_A(FM_ST1L))) |
|
#define | GET_ST2() (((long)inpw(FM_A(FM_ST2U))<<16) + inpw(FM_A(FM_ST2L))) |
|
#define | OUT_82c54_TIMER(port, val) outpw(TI_A(port),(val)<<8) |
|
#define | IN_82c54_TIMER(port) ((inpw(TI_A(port))>>8) & 0xff) |
|
#define | DB_MAC(mac, st) |
|
#define | DB_PLC(p, iev) |
|
#define | DB_TIMER() |
|
#define | INC_PTR(sp, cp, ep) if (++cp == ep) cp = sp |
|
#define | COUNT(t) ((t)<<6) /* counter */ |
|
#define | RW_OP(o) ((o)<<4) /* read/write operation */ |
|
#define | TMODE(m) ((m)<<1) /* timer mode */ |
|
#define DB_MAC |
( |
|
mac, |
|
|
|
st |
|
) |
| |
#define DB_PLC |
( |
|
p, |
|
|
|
iev |
|
) |
| |
#define IN_82c54_TIMER |
( |
|
port | ) |
((inpw(TI_A(port))>>8) & 0xff) |
#define MAC_AD 0x405a0000 |
#define MAX_TRANS (0x0fff) |
#define PLC |
( |
|
np, |
|
|
|
reg |
|
) |
| (((np) == PA) ? P2_A(reg) : P1_A(reg)) |